



# **Ahsanullah University of Science and Technology (AUST)**

## **Department of Computer Science and Engineering**

### **LAB REPORT**

Course No. : CSE 3110

Course Title: Digital System Design Lab

**Experiment Number:** 01

**Name of the Experiment:** Designing a 4-bit ALU (Arithmetic and Logic Unit)

**Group Number:** 04

**Group Members:**

18.01.04.027	Monjure Mowla
18.01.04.038	Kazi Fuad Bin Akhter
18.01.04.041	Tashfiq Nahiyen Khan
18.01.04.045	Nawrin Tabassum

## Introduction:

In this experiment, we made a 4-bit Arithmetic Logic Unit (ALU) using a 4-bit full adder and basic gates. In this experiment, if  $S_2 = 0$  then the ALU will perform the arithmetic operation, and if the  $S_2 = 1$  then the ALU will perform the logical operation. So, depending on the value of  $S_2$  the ALU will perform a logical or arithmetic operation.

## Problem Statement:

S2	S1	S0	Output	Function
0	0	0	$A_i + 1 + 1$	Transfer A with carry
0	0	1	$A_i - B_i - 1$	Subtraction with borrow
0	1	0	$A_i - 1$	Decrement A
0	1	1	$A_i + B_i$	Add
1	0	X	$A_i \cdot B_i$	AND
1	1	X	$A_i \mid B_i$	OR

## Function Generation:

S2	S1	S0	Z	X	Y	Output	Function
0	0	0	1	$A_i$	All 1	$A_i + 1 + 1$	Transfer A with carry
0	0	1	0	$A_i$	$\overline{B_i}$	$A_i - B_i - 1$	Subtraction with borrow
0	1	0	0	$A_i$	All 1	$A_i - 1$	Decrement A
0	1	1	0	$A_i$	$B_i$	$A_i + B_i$	Add
1	0	X	0	$A_i \cdot B_i$	0	$A_i \cdot B_i$	AND
1	1	X	0	$A_i + B_i$	0	$A_i \mid B_i$	OR

$$\begin{aligned} X &= \overline{S_2} A_i + S_2 \overline{S_1} A_i B_i + S_2 S_1 (A_i + B_i) \\ &= \overline{S_2} A_i + S_2 \overline{S_1} A_i B_i + S_2 S_1 A_i + S_2 S_1 B_i \\ &= \overline{S_2} A_i + S_2 A_i (\overline{S_1} B_i + S_1) + S_2 S_1 B_i \\ &= \overline{S_2} A_i + S_2 A_i (\overline{S_1} + S_1) (B_i + S_1) + S_2 S_1 B_i \\ &= \overline{S_2} A_i + S_2 A_i (B_i + S_1) + S_2 S_1 B_i \\ &= \overline{S_2} A_i + S_2 A_i B_i + S_2 S_1 A_i + S_2 S_1 B_i \end{aligned}$$

$$\begin{aligned}
&= A_i (\overline{S_2} + S_2 S_1) + S_2 A_i B_i + S_2 S_1 B_i \\
&= A_i (\overline{S_2} + S_2) (\overline{S_2} + S_1) + S_2 A_i B_i + S_2 S_1 B_i \\
&= A_i (\overline{S_2} + S_1) + S_2 A_i B_i + S_2 S_1 B_i \\
&= A_i \overline{S_2} + A_i S_1 + S_2 A_i B_i + S_2 S_1 B_i \\
&= A_i (\overline{S_2} + S_2 B_i) + A_i S_1 + S_2 S_1 B_i \\
&= A_i (\overline{S_2} + S_2) (\overline{S_2} + B_i) + A_i S_1 + S_2 S_1 B_i \\
&= A_i (\overline{S_2} + B_i) + A_i S_1 + S_2 S_1 B_i \\
&= A_i (\overline{S_2} + S_1 + B_i) + S_2 S_1 B_i
\end{aligned}$$

$$\begin{aligned}
Y &= \overline{S_2} \overline{S_1} \overline{S_0} + \overline{S_2} \overline{S_1} S_0 \overline{B_i} + \overline{S_2} S_1 \overline{S_0} + \overline{S_2} S_1 S_0 B_i \\
&= \overline{S_2} \overline{S_0} (\overline{S_1} + S_1) + \overline{S_2} S_0 (\overline{S_1} \overline{B_i} + S_1 B_i) \\
&= \overline{S_2} \overline{S_0} + \overline{S_2} S_0 (\overline{S_1} \overline{B_i} + S_1 B_i) \\
&= \overline{S_2} \overline{S_0} + \overline{S_2} S_0 (\overline{S_1 \oplus B_i}) \\
&= \overline{S_2} (\overline{S_0} + S_0 (\overline{S_1 \oplus B_i})) \\
&= \overline{S_2} (\overline{S_0} + S_0) (\overline{S_0} + (\overline{S_1 \oplus B_i})) \\
&= \overline{S_2} (\overline{S_0} + \overline{S_1 \oplus B_i})
\end{aligned}$$


$$Z = \overline{S_2} \overline{S_1} \overline{S_0}$$

### Equipment and Budget:

Gate Name	IC	Amount	Price per IC (tk)	Price(tk)
AND	7408	4	30	120
OR	7432	4	29	116

NOT	7404	1	25	25
XNOR	4077	1	26	26
4-bit full adder	4008	1	40	40
Total Cost = 327				

Simulation:



Result:

For Transfer A with Carry operation,

Input											Output				
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	C <sub>out</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>
0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0
			0	1	1	0					1	0	1	1	0
			1	1	1	1					1	1	1	1	1

For Subtraction with Borrow operation,

Input											Output				
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	C <sub>out</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>
0	0	1	0	0	1	0	0	1	1	0	0	1	0	1	1
			0	0	0	0	1	1	0	0	0	0	0	1	1
			0	1	1	1	0	0	0	0	1	0	1	1	0

For Decrement A operation,

Input											Output				
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	C <sub>out</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>
0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0
			1	0	0	1					1	1	0	0	0
			0	1	0	1					1	0	1	0	0

For Addition operation,

Input											Output				
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	C <sub>out</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
			1	1	1	1	1	1	1	1	1	1	1	1	0
			1	0	1	0	1	0	0	1	1	0	0	1	1

For AND operation,

Input											Output				
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	C <sub>out</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>
1	0	X	0	1	0	1	1	0	0	1	0	0	0	0	1
			1	0	1	1	1	1	0	1	0	1	0	0	1
			0	0	1	0	0	1	1	1	0	0	0	1	0

For OR operation,

Input											Output				
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	C <sub>out</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>
1	1	X	0	1	1	1	0	0	1	0	0	0	1	1	1
			1	0	0	1	0	1	0	1	0	1	1	0	1
			1	1	1	1	0	0	1	0	0	1	1	1	1

## **Conclusion:**

There were some errors while working with Dual carry save full adder (IC 74LS183). While working with IC74LS183 the proteus software was showing some errors such as (No model specified, Simulation Failed due to partition analysis error). But even after fixing these errors the circuit was not showing any output. After that, we used a 4-bit Binary full adder with fast carry (IC4008). After using this IC, the circuit worked perfectly and there was no error during simulation. All operations worked without generating any error.