Practical-6 Design and verifythe operation of flipplopsusing logic gates. Aim To design and construct the operation of flip-lops circuit and verify the truthtable using logic gates. Theory: S-R Flip Flop • Itus basically - R latchusing NAND gates with an additional enable input. · It is also called as leveltriggered SR- FF. For this circuitin output willtake place if and only if the enable input (E) ismade active. • In short this circuit will operate as an S-R latch, if E=1 but there is no change in the output if E=0. IK Flip Flop · Master slave JK FF is a cascade of two S-R FF with feedback from the output of second to input of firstlaster ispositiveleveltriggered.

But due to the presence of the inverterinthe clock line, the slave willrespond to the negative level. Hence when the clock = 1 (positive level) the master isactive and slave is inactive.

• Whereas when clock=0 (low level)the slave is active and master isinactive.

Delay Flip Flop D Flip Flop

- Delay Flip Flop or D flip Flop is the simple gated S-R latchwith a NAND invertexconnected between b and R inputs.
- It has only one input. The input data is appearing at output aftersame time. Due to this data delay between ip and o/p, it is calleddelay fliplop.
- S and R wille the complements of each other due to NAND inverterHence S=R=0 or S=R=1, these input condition willnever appear.
- This problem is avoided by SR = 00 and SR=1 conditions.

Toggle Flip Flop T Flip Flop:

• Toggle flipflopishasically JK flipflopwith J and K terminalspermanently connected





