ADDS (extended register)

Add (extended register), setting flags, adds a register value and a sign or zero-extended register value, followed by an optional left shift amount, and writes the result to the destination register. The argument that is extended from the <mbox</pre><mbox</pre><mbox</pre>can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result.

This instruction is used by the alias CMN (extended register). See *Alias conditions* for details of when each alias is preferred.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | | 16 | 15 | , | 13 | 12 | 10 | 9 | | | 5 | 4 | | | 0 | |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------|----|-----|----|---|---|----|---|---|---|----|---|---|
| sf | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | | Rm | | C | ptio | n | imr | m3 | | F | Rn | | | F | ₹d | | |
| | op | S | | | | | | | | | | | | | | | | | | | | | | | | | _ |
| | | | _ | _ | | | | | | | | | | | | | | | | | | | | | | | 4 |

ADDS (immediate)

Add (immediate), setting flags, adds a register value and an optionally-shifted immediate value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias CMN (immediate). See *Alias conditions* for details of when each alias is preferred.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 22 | 1 | 1 | 10 | 9 | | 5 | 4 | | 0 |
|----|----|----|----|----|----|----|----|-------|---|-------|----|---|----|---|---|----|---|
| sf | 0 | 1 | 1 | 0 | 0 | 0 | 1 | shift | | imm12 | | | Rn | | | Rd | |
| | ор | S | | | | | | | | | | | | | | | |

SUBS (extended register)

Subtract (extended register), setting flags, subtracts a sign or zero-extended register value, followed by an optional left shift amount, from a register value, and writes the result to the destination register. The argument that is extended from the <m> register can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result.

This instruction is used by the alias CMP (extended register). See *Alias conditions* for details of when each alias is preferred.

| 31 | 30 | 2 | 9 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 16 | 15 13 | 12 | 10 | 9 | | 5 | 4 | | 0 |
|----|----|---|---|----|----|----|----|----|----|----|----|----|----|--------|----|----|---|----|---|---|----|---|
| sf | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | Rm | | option | im | m3 | | Rn | | | Rd | |
| | ор | 5 | 3 | | | | | | | | | | | | | | | | | | | |

SUBS (immediate)

Subtract (immediate), setting flags, subtracts an optionally-shifted immediate value from a register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias CMP (immediate). See *Alias conditions* for details of when each alias is preferred.

| 31 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 22 | 1 | 10 | 9 | | 5 4 | 0 |
|-------|----|----|----|----|----|----|-------|------|----|---|----|-----|----|
| sf 1 | 1 | 1 | 0 | 0 | 0 | 1 | shift | imm1 | 2 | | Rn | | Rd |
| ор | S | | | | | | | | | | | | |

HLT

Halt instruction generates a Halt Instruction debug event.

| 31 30 | 29 28 27 | 26 25 24 | 23 22 2 | 1 20 | | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|----------|---------|------|-------|---|---|---|---|---|---|
| 1 1 | 0 1 0 | 1 0 0 | 0 1 (| 1 | imm16 | | 0 | 0 | 0 | 0 | 0 |

CMP (extended register)

Compare (extended register) subtracts a sign or zero-extended register value, followed by an optional left shift amount, from a register value. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result, and discards the result.

This instruction is an alias of the SUBS (extended register) instruction. This means that:

- The encodings in this description are named to match the encodings of SUBS (extended register).
- The description of SUBS (extended register) gives the operational pseudocode for this instruction.

| 31 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 16 | 15 13 | 12 10 | 9 | 5 | 4 | | | | 0 |
|-------|----|----|----|----|----|----|----|----|----|-------|--------|-------|----|---|---|---|----|---|---|
| sf 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | Rm | option | imm3 | Rn | | 1 | 1 | 1 | 1 | 1 |
| ор | S | | | | | | | | | | | | | | | | Rd | | |

CMP (immediate)

Compare (immediate) subtracts an optionally-shifted immediate value from a register value. It updates the condition flags based on the result, and discards the result.

This instruction is an alias of the SUBS (immediate) instruction. This means that:

- The encodings in this description are named to match the encodings of SUBS (immediate).
- The description of SUBS (immediate) gives the operational pseudocode for this instruction.

| 31 30 29 28 | 27 26 | 25 | 24 | 23 22 21 | | 10 9 | | 5 | 4 | | | | 0 |
|-------------|-------|----|----|----------|-------|------|----|---|---|---|----|---|---|
| sf 1 1 1 | 0 0 | 0 | 1 | shift | imm12 | | Rn | | 1 | 1 | 1 | 1 | 1 |
| op S | | | | | | | | | | | Rd | | |

ANDS (shifted register)

Bitwise AND (shifted register), setting flags, performs a bitwise AND of a register value and an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias TST (shifted register). See *Alias conditions* for details of when each alias is preferred.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 22 | 21 | 20 16 | 15 | 10 | 9 | | 5 | 4 | 0 |
|----|----|----|----|----|----|----|----|-------|----|-------|------|----|---|----|---|----|---|
| sf | 1 | 1 | 0 | 1 | 0 | 1 | 0 | shift | 0 | Rm | imm6 | | | Rn | | Rd | |
| | op | эс | | | | | | | Ν | | | | | | | | |

EOR (shifted register)

Bitwise Exclusive OR (shifted register) performs a bitwise Exclusive OR of a register value and an optionally-shifted register value, and writes the result to the destination register.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 22 | 21 | 20 16 | 15 | 10 | 9 | 5 | 4 | 0 |
|----|----|----|----|----|----|----|----|-------|----|-------|------|----|----|---|----|---|
| sf | 1 | 0 | 0 | 1 | 0 | 1 | 0 | shift | 0 | Rm | imm6 | | Rn | | Rd | |
| | O | ос | | | | | | | Ν | | | | | | | |

| | Bitwise OR (shifted register) performs a bitwise (inclusive) OR of a register value and an optionally-shifted register value, and writes the result to the destination register. | |
|------|--|--|
| | This instruction is used by the alias MOV (register). See <i>Alias conditions</i> for details of when each alias is preferred. | |
| _ | | |
| _ | | |
| | 31 30 29 28 27 26 25 24 23 22 21 20 16 15 10 9 5 4 0 | |
| _ | sf 0 1 0 1 0 1 0 Rn Rd opc N | |
| | | |
| В | | |
| | Branch causes an unconditional branch to a label at a PC-relative offset, with a hint that this is not a subroutine call or return. | |
| _ | of return. | |
| | | |
| _ | 31 30 29 28 27 26 25 | |
| _ | 0 0 0 1 0 1 imm26 | |
| _ | | |
| | | |
| BR | | |
| | Branch to Register branches unconditionally to an address in a register, with a hint that this is not a subroutine return. | |
| _ | | |
| _ | 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 5 4 3 2 1 0 | |
| _ | 1 1 0 1 0 1 1 0 0 0 0 1 1 1 1 1 0 0 0 0 | |
| _ | op | |
| | | |
| B.cc | | |
| _ | Branch conditionally to a label at a PC-relative offset, with a hint that this is not a subroutine call or return. | |
| | | |
| _ | 31 30 29 28 27 26 25 24 23 | |
| _ | 0 1 0 1 0 1 0 0 imm19 0 cond | |
| | | |
| | | |
| LSL | L (immediate) | |
| _ | Logical Shift Left (immediate) shifts a register value left by an immediate number of bits, shifting in zeros, and writes the result to the destination register. | |
| _ | This instruction is an alias of the UBFM instruction. This means that: | |
| | The encodings in this description are named to match the encodings of UBFM. | |
| _ | The description of UBFM gives the operational pseudocode for this instruction. | |
| _ | | |
| | | |
| _ | 31 30 29 28 27 26 25 24 23 22 21 | |
| _ | opc imms | |
| | | |
| | | |
| | | |
| | | |

ORR (shifted register)

LSR (immediate)

Logical Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in zeros, and writes the result to the destination register.

This instruction is an alias of the UBFM instruction. This means that:

- The encodings in this description are named to match the encodings of UBFM.
- The description of UBFM gives the operational pseudocode for this instruction.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 16 | 15 | | | | | 10 | 9 | 5 | 4 | | 0 |
|----|----|----|----|----|----|----|----|----|----|---------|----|---|----|----|---|----|----|---|---|----|---|
| sf | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Ν | immr | x | 1 | 1 | 1 | 1 | 1 | Rı | n | | Rd | |
| | O | рс | | | | | | | | | | | im | ms | | | | | | | |

STUR

Store Register (unscaled) calculates an address from a base register value and an immediate offset, and stores a 32-bit word or a 64-bit doubleword to the calculated address, from a register. For information about memory accesses, see *Load/Store addressing modes* on page C1-143.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 12 | 11 | 10 | 9 | | 5 | 4 | | 0 |
|----|-----|----|----|----|----|----|----|----|----|----|------|----|----|----|---|----|---|---|----|---|
| 1 | Х | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | imm9 | | 0 | 0 | | Rn | | | Rt | |
| S | ize | | | | | | | O | ос | | | | | | | | | | | |

STURB

Store Register Byte (unscaled) calculates an address from a base register value and an immediate offset, and stores a byte to the calculated address, from a 32-bit register. For information about memory accesses, see *Load/Store addressing modes* on page C1-143.

| 31 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 12 11 | 10 | 9 | 5 | 4 | | 0 |
|-------|----|----|----|----|----|----|----|----|----|------|-------|----|---|----|---|----|---|
| 0 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | imm9 | 0 | 0 | F | Rn | | Rt | |
| size | | | | | | | op | С | | | | | | | | | _ |

STURH

Store Register Halfword (unscaled) calculates an address from a base register value and an immediate offset, and stores a halfword to the calculated address, from a 32-bit register. For information about memory accesses, see *Load/Store addressing modes* on page C1-143.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 12 | 11 | 10 | 9 | 5 | 4 | | 0 |
|-----|----|----|----|----|----|----|----|----|----|----|---------|----|----|---|----|---|----|---|
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | imm9 | 0 | 0 | I | Rn | | Rt | |
| siz | ze | | | | | | | OI | ОС | | | | | | | | | _ |

LDUR

Load Register (unscaled) calculates an address from a base register and an immediate offset, loads a 32-bit word or 64-bit doubleword from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes* on page C1-143.

| 3 | 1 3 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 12 | 11 | 10 | 9 | | 5 | 4 | | 0 |
|---|------|----|----|----|----|----|----|----|----|----|----|------|----|----|----|---|----|---|---|----|---|
| • | 1 : | x | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | imm9 | | 0 | 0 | | Rn | | | Rt | |
| - | size | е | | | | | | | op | ос | | | | | | | | | | | |

LDURH

Load Register Halfword (unscaled) calculates an address from a base register and an immediate offset, loads a halfword from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes* on page C1-143.

| 31 30 2 | 29 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 12 | 11 | 10 | 9 | | 5 | 4 | | 0 |
|---------|-------|----|----|----|----|----|----|----|------|----|----|----|---|----|---|---|----|---|
| 0 1 | 1 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | imm9 | | 0 | 0 | | Rn | | | Rt | |
| size | | | | | | op | С | | | | | | | | | | | |

LDURB

Load Register Byte (unscaled) calculates an address from a base register and an immediate offset, loads a byte from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store* addressing modes on page C1-143.

| : | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 12 | 11 | 10 | 9 | | 5 | 4 | | 0 |
|---|-----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|---|----|---|---|----|---|
| | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | imm9 | | 0 | 0 | | Rn | | | Rt | |
| _ | siz | ze | | | | | | | O | рс | | | | | | | | | | | |

MOVZ

Move wide with zero moves an optionally-shifted 16-bit immediate value to a register.

This instruction is used by the alias MOV (wide immediate). See *Alias conditions* for details of when each alias is preferred.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 21 | 0 | 5 | 4 | 0 |
|----|----|----|----|----|----|----|----|----|-------|-------|---|----|---|
| sf | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | hw | imm16 | | Rd | |
| | O | ос | | | | | | | | | | | |

ADD (extended register)

Add (extended register) adds a register value and a sign or zero-extended register value, followed by an optional left shift amount, and writes the result to the destination register. The argument that is extended from the <m> register can be a byte, halfword, word, or doubleword.

| | | | | | | | | | | | | 1 | 15 13 | 12 10 | 9 5 | 4 0 |
|---|----|----|---|---|---|---|---|---|---|---|---|----|--------|-------|-------|-------|
| 5 | sf | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | Rm | option | imm3 | Rn | Rd |
| | (| op | S | | | | | | | | | | | | | |

ADD (immediate)

Add (immediate) adds a register value and an optionally-shifted immediate value, and writes the result to the destination register.

This instruction is used by the alias MOV (to/from SP). See *Alias conditions* for details of when each alias is preferred.

| 31 30 29 28 27 26 25 24 23 22 21 | 10 | 9 5 | 4 0 |
|----------------------------------|-------|-------|-------|
| sf 0 0 1 0 0 0 1 shift | imm12 | Rn | Rd |
| op S | | | |

MUL

Multiply : Rd = Rn * Rm

This instruction is an alias of the MADD instruction. This means that:

- The encodings in this description are named to match the encodings of MADD.
- The description of MADD gives the operational pseudocode for this instruction.

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | | 16 | 15 | 14 | | | | 10 | 9 | | 5 | 4 | | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|----|---|----|---|----|---|---|----|---|
| sf | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | | Rm | | 0 | 1 | 1 | 1 | 1 | 1 | | Rn | | | Rd | |
| | | | | | | | | | | | | | | 00 | | | Ra | | | | | | | | |

CBZ

Compare and Branch on Zero compares the value in a register with zero, and conditionally branches to a label at a PC-relative offset if the comparison is equal. It provides a hint that this is not a subroutine call or return. This instruction does not affect condition flags.

| 3 | 1 30 | 0 2 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | | | 5 | 4 | | 0 |
|---|------|-----|----|----|----|----|----|----|----|-------|--|---|---|----|---|
| S | f O |) | 1 | 1 | 0 | 1 | 0 | 0 | | imm19 | | | | Rt | |
| | | | | | | | | ор | | | | | | | |

CBNZ

Compare and Branch on Nonzero compares the value in a register with zero, and conditionally branches to a label at a PC-relative offset if the comparison is not equal. It provides a hint that this is not a subroutine call or return. This instruction does not affect the condition flags.

| 31 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | | | 5 | 4 | 0 |
|-------|----|----|----|----|----|----|----|-------|--|---|----|---|
| sf 0 | 1 | 1 | 0 | 1 | 0 | 1 | | imm19 | | | Rt | |
| | | | | | | on | | | | | | |