به نام خدا

مشكلات پروژه:

- پیدا کردن جای مناسب برای ریختن خروجی های M, T, L (زمان درست آن جایی است که clk از صفر به یک تغییر کرده، در بقیه ی مکان ها نباید مقادیر این سیگنال ها را تغییر داد).
- پایان یافتن ...,entity, component, architecture باید به چه صورت باشد (هر
 کدام با اسم استفاده شده تمام خواهند شد. end testsystem).
 - ارور state وقتی در لیست حساسیت قرار میگرفت (داده از نوع out نمی تواند در لیست حساسیت قرار گیرد).
 - و بستن پورت entity با);
- \circ مقادیر H و (باید مقادیر در Tسگمنت در نظر گرفته میشد، نه مقادیر باینری ان ها).

شبیه سازی:


گزارش:

- 1. Reset \rightarrow State = st2, st2 \rightarrow st0
- 2. T=0, L=0, M>"011" m=7 st0 \rightarrow st0
- 3. T= 0, L= 1, M>"011" 7 st0 \rightarrow st0
- 4. T= 1, L= 0, M>"011" 7 st0 \rightarrow st0
- 5. T=0, L=0, M>"011" m=4 st0 \rightarrow st0
- 6. T= 0, L= 1, M>"011" 4 st0 \rightarrow st0
- 7. T= 1, L= 0, M>"011" 4 st0 \rightarrow st0
- 8. T=0, L=0, M>"011" m=5 st0 \rightarrow st0
- 9. T=0, L=1, M>"011" 5 st0 → st0
- 10. T=1, L=0, M>"011" 5 st0 → st0


- 11. T=0, L=0, M>"011" m=6 st0 → st0
- 12. T=0, L=1, M>"011" 6 st0 \rightarrow st0
- 13. T=1, L=0, M>"011" 6 st0 → st0
- 14. T=0 L=0 M<="011"6 st0 \rightarrow st1
- 15. T=1 L=1 M<"011" 2 st1 \rightarrow st1
- 16. T=1 L=1 M<"011" 1 st1→st1
- 17. T=1 L=1 M<"011" 2 st1→st1
- 18. T=1 L=1 M<"011" 1 st1 \rightarrow st1
- 19. T=1 L=1 M<"011" m=0 st1→st1
- 20. T=1 L=0 M<"011" m=2 st1->st1
- 21. T=0 L=1 M<"011" m=1 st1->st1
- 22. T=1 L=0 M<"011" m=1 st1->st1
- 23. T=0 L=1 M<"011" m=2 st1->st1
- 24. T=1 L=0 M<"011" m=1 st1->st1
- 25. T=1 L=1 M>="011" st1->st0
- 26. T=1 L=1 M>"001" 2 st0->st0
- 27. T=0 L=1 M>"001" 2 st0->st0
- 28. T=1 L=0 M>"001" 2 st0->st0
- 29. T=1 L=0 M>"011" 1 st0->st0
- 30. T=0 L=1 M>"011" 1 st0->st0
- 31. T=0 L=0 M<="111" 1 st0->st1
- 32. T=1 L=1 M<"011" m=1 st1->st1
- 33. T=1 L=1 M>="011" 3 st1->st0

تصاوير :


Modelsim:




Vivado:



گزارش های خروجی سنتز:




Power:



Summary

Resource	Utilization	Available	Utilization %
LUT	3	303600	0.00
FF	8	607200	0.00
Ю	22	600	3.67



Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 3.612 W

Design Power Budget: Not Specified


Power Budget Manager N/A

Power Budget Margin: N/A
Junction Temperature: 30.0°C

Thermal Margin: 55.0°C (37.8 W)
Effective &JA: 1.4°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix

invalid switching activity




Synthes Report:

```
32 | Site Type | Used | Fixed | Available | Util% |
33 | +-----
                             | 3 | 0 | 303600 | <0.01 |
34 | Slice LUTs
35 | | LUT as Logic
                              3 | 0 |
                                                    303600 | <0.01 |
36 | LUT as Memory | 0 | 0 | 130800 | 0.00 | 37 | Slice Registers | 8 | 0 | 607200 | <0.01 | 38 | Register as Flip Flop | 8 | 0 | 607200 | <0.01 | 39 | Register as Latch | 0 | 0 | 607200 | 0.00 |
40 | F7 Muxes
                              | 0 | 0 | 151800 | 0.00 |
41 | | F8 Muxes
                              | 0 | 0 | 75900 | 0.00 |
42
    +-----
43
44
45 1.1 Summary of Registers by Type
46 : -----
47
48
49 | Total | Clock Enable | Synchronous | Asynchronous |
50 ! +-----+
                       _ | - |
_ | - |
_ | - |
_ | Set |
_ | Reset |
          1
51 | 0
52
    | 0
            - 1
53 | | 0
            - 1
                                                    Reset
          1
                                                 - 1
54 | 0
                                                      - 1
55 | 0 |
                     _ |
Yes |
                                  - 1
56 | | 0 |
                                                      - |
57 | 2 |
                       Yes |
                                       - |
                                                    Set |
                                      - |
58 | 0
                        Yes |
         1
                                                   Reset |
          1
                        Yes |
Yes |
59 | 0
                                     Set |
                                                     - 1
60
    | 6
                                    Reset
61 | +-----+
| Slice
70
71
                                 | 2 |
    SLICEL
                                    1 |
     SLICEM
   | LUT as Logic
                                          0 | 303600 | <0.01 |
74
    using O5 output only
    using 06 output only
  | using 05 and 06
| LUT as Memory
76
                                               130800 | 0.00
    LUT as Distributed RAM
LUT as Shift Register
78
80
   | Slice Registers
                                          0 |
                                               607200 | <0.01
  | Register driven from within the Slice
| Register driven from outside the Slice
82
    LUT in front of the register is unused |
83
      LUT in front of the register is used |
84
86
  * Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.
90 3. Memory
91 -----
93 | +---
94 | Site Type | Used | Fixed | Available | Util% | 95 |
  | Block RAM Tile | 0 | 0 | 1030 | 0.00 | | RAMB36/FIFO* | 0 | 0 | 1030 | 0.00 | | RAMB38 | 0 | 0 | 2060 | 0.00 |
97 |
```

31 +-----

pg. 6



Design Timing Summary

Setup	Н	lold		Pulse Width	
Worst Negative Slack (WNS): N	Α	Worst Hold Slack (WHS):	NA	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS): N	4	Total Hold Slack (THS):	NA	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints: N	4	Number of Failing Endpoints:	NA	Number of Failing Endpoints:	NA
Total Number of Endpoints: N	4	Total Number of Endpoints:	NA	Total Number of Endpoints:	NA

There are no user specified timing constraints.

Q Check Timing

Timing Check ^1	Count
constant_clock	0
generated_clocks	0
latch_loops	0
loops	0
multiple_clock	0
no_clock	8
no_input_delay	6
no_output_delay	11
partial_input_delay	0
partial_output_delay	0
pulse_width_clock	0
unconstrained_internal_endpoints	15

نازنین اعتمادی نسب . 99213037