
Total Latency for $T = 15$ (ns)
FPGA Logic Utilization (LUTs)
Hardware Folding Factor (F)
Latency (ns)
LUT Count
10^4
10^3
3×10^4
2×10^4
10^4
6×10^3
4×10^3
3×10^3
2×10^3
0
5
10
15
20
25
30
35