
10^4
10^3
Total Latency for $T = 15$ (ns)
30k
10k
3k
1k
FPGA Logic Utilization (LUTs)
Latency (ns)
1000 ns Cycle Budget
LUT Count
0
5
10
15
20
25
30
35
Hardware Folding Factor (F)