
Figure F5: Margin-Gated Fast Path Trade-Off ([[72,12,6]])
Logical Error Rate in Accepted Windows (P_L)
10^1
10^0
2.5
5.0
7.5
10.0
12.5
15.0
17.5
20.0
Fast-Path Acceptance Rate (%)
Gate G1
Gate G2
Gate G3