Output:

```
Contains Synopsys proprietary information.
Compiler version X-2025.06-SP1_Full64; Runtime version X-2025.06-SP1_Full64;  Jul  2 01:24 2026
Attempt 1 -> Password=1111  Access=0  Locked=0
Attempt 2 -> Password=0001  Access=0  Locked=0
Attempt 3 -> Password=0010  Access=0  Locked=1
Correct Password After Lock -> Password=1011  Access=0  Locked=1
After Reset -> Password=1011  Access=1  Locked=0
$finish called from file "testbench.sv", line 70.
$finish at simulation time                70000
           V C S   S i m u l a t i o n   R e p o r t
Time: 70000 ps
CPU Time:      0.460 seconds;       Data structure size:   0.0Mb
```

The simulation verifies the correct operation of the digital password lock system. When an incorrect 4-bit password is entered, access is denied and the failed-attempt counter is incremented. After three consecutive incorrect attempts, the system enters a **locked state**, preventing access even if the correct password is entered afterward. The lock remains active until the reset signal is asserted. Once the system is reset, the failed-attempt counter is cleared, the lock is removed, and entering the correct password (1011) successfully grants access. This demonstrates the proper implementation of password authentication, failed-attempt tracking, system locking, and reset functionality using Verilog HDL.

This is concise, professional, and suitable for a GitHub README or project documentation.