


LoRa PCIe Gateway – Main part with SX1302/3 Lora Digital Baseband Chip



Sheet: SCH4


File: LoRa\_PCl\_e\_GW\_GPS.sch  
Sheet: SCH1

File: LoRa\_PCl\_e\_GW\_RF.sch  
Sheet: SCH2

File: LoRa\_PCl\_e\_GW\_Interface.sch  
Sheet: SCH3

File: LoRa\_PCl\_e\_GW\_Power.sch

# LoRa PCIe Gateway – GNSS part with EVA-M8M SIP



GNSS Schematic part with EVA-M8M SIP

**Nebra Ltd**

Sheet: /SCH4/

File: LoRa\_PCl\_e\_GW\_GPS.sch

**Title: LoRa PCIe Gateway – GNSS**



Size: A Date: 26 02 2021

KiCad E.D.A. kicad (5.1.5)–3

**Rev: 1.0**

Id: 2/5

LoRa PCIe Gateway Interface – mini-PCIe Interface Connector & MCU USB Bridge



Series 0 ohm resistors = DNP when MCU/USB is used

MCU = DNP when Lora Gateway module is used through SPI Interface over PCIe connector

SWCLK, SWDIO, and MCU\_NRESET are connected to mini-PCIe

VCC\_MAIN comes from 5V or 3.3V

mini-PCIe Interface Connector & MCU USB Bridge

Nebra Ltd

Sheet: /SCH2/

File: LoRa\_PCIe\_GW\_Interface.sch

Title: LoRa PCIe Gateway Interface

Size: B


Date: 26 02 2021

Rev: 1.0

KiCad E.D.A. kicad (5.1.5)-3







Id: 3/5

LoRa PCIe Gateway – Power Management



Nebra logos + Fiducial\_Marks:

- Logo1 Logo Recycling
- Logo2 Logo ESD
- Logo3 Logo LoRa
- Logo4 Logo KiCad
- Logo5 Logo Nebra
- Logo6 Open Source



Power Management Schematic Part

Nebra Ltd

Sheet: /SCH3/

File: LoRa\_PCl\_e\_GW\_Power.sch

Title: LoRa PCIe Gateway Power

Size: B

Date: 26 02 2021


Rev: 1.0

KiCad E.D.A. kicad (5.1.5)-3


Id: 4/5

## LoRa PCIe Gateway – RF Part with 2x SX1250 RF Front-Ends:

### 32MHz TCXO – Clipped Sinewave Output



See LoRa\_Reference\_Clock\_Selection\_V1.1 for recommended osc



SKY66420-11 FEM Control lines:

