


1) A 2-bit full adder with carry.

$$S_0 = (A_0 \oplus B_0) \oplus C_i$$


$$C = (A_0 \& B_0) + (C_i \& (A_0 \oplus B_0))$$

$$S_1 = (A_1 \oplus B_1) \oplus C$$

$$C_o = (A_1 \& B_1) + (C \& (A_1 \oplus B_1))$$



2) The logic equation **(A AND NOT(B)) OR (C AND NOT(D))**



Design explanation is that at and gate stage, 1<sup>st</sup> AND gate's inputs are from A and not (B) wires giving  $AB'$ , similarly 1<sup>st</sup> and gate's inputs are from C and not (D) wires giving  $CD'$ . Now both are inputs to an OR gate, giving output as  $AB' + CD'$

And it's LUT:-

RAM CONTENTS				
Address				Output Data
A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0