

# Lab Assignment 2: Main Memories

Neelanjan Goswami

400414867

## Part A: DRAM Traces [50 pts]

Write a C/C++ program that takes as input the following parameters:

```
-w [address_width] -m [address_mapping] -n [num_requests] -p [address_pattern] -t [type_pattern]
```

And generate a DRAM trace with the specified patterns. The trace should look like  
Address : type, where address is in hex and type is either R (for read) or W (for write).

For example:

```
0x12345680 R
0x4cbd56c0 W
0x35d46f00 R
0x696fed40 W
0x7876af80 R
```

- ☐ DRAM Architecture: you have to match the structure of the “DDR3\_2Gb\_x8” in the MCsim simulator to be able to also use your traces for PartB. Figure out the number of ranks, channels, banks, ..etc for this structure from MCsim.
- ☐ Your program should be able to generate the following address and type patterns:
  - Address patterns:
    - Sequential
    - Random
    - All row hit
    - All row conflicts
  - Type patterns:
    - All R
    - All W
    - Switching: R, W, R, W,..etc.
- ☐ You should also consider the following mappings (where RW: Row, RNK: Rank, BNK: Bank, CL: Column):
  - RW-RNK-BNK-CL
  - RW-CL-RNK-BNK
  - RNK-BNK-CL-RW

**Answer:**

DRAM\_Traces.cpp (C++ code file) and dram\_traces.txt (output trace file) attached. The output trace file is slightly different to match the MCsim format: instead of 0x12345680 R , instead it stores like this 0x12345680 Read 0, to match the MCsim format

Command to compile the C++ file:

```
g++ DRAM_Traces.cpp -o < filename >
```

Command to run the C++ file:

```
./< filename> -w [address_width] -m [address_mapping] -n [num_requests] -p  
[address_pattern] -t [type_pattern]
```

Number of bits for Banks: 3

Number of bits for Rows: 15

Number of bits for Columns: 10

Number of bits for Offset bits: 6

- For address pattern use (all lower case):
  - sequential
  - random
  - row-hit
  - row-conflict
- For type patterns use:
  - R for read
  - W for write
  - Switching:
    - RW or anything else than the above
- For Address Mapping use:
  - row-bnk-col
  - row-col-bnk
  - bnk-col-row

Example of commands to run:

```
g++ DRAM_Traces.cpp -o DRAM_Traces
```

```
./DRAM_Traces -w 28 -m "row-bnk-col" -n 10000 -p "sequential" -t "R"
```

Simulation output of the example:

dram\_traces.txt output of the example:

```
28
row-bnk-col
10000
sequential
R
```

```
0x0000000 READ 0
0x0000001 READ 0
0x0000002 READ 0
0x0000003 READ 0
0x0000004 READ 0
0x0000005 READ 0
0x0000006 READ 0
0x0000007 READ 0
0x0000008 READ 0
0x0000009 READ 0
0x000000a READ 0
0x000000b READ 0
0x000000c READ 0
0x000000d READ 0
0x000000e READ 0
0x000000f READ 0
0x0002000 READ 0
0x0002001 READ 0
0x0002002 READ 0
0x0002003 READ 0
0x0002004 READ 0
0x0002005 READ 0
0x0002006 READ 0
0x0002007 READ 0
0x0002008 READ 0
0x0002009 READ 0
0x000200a READ 0
0x000200b READ 0
0x000200c READ 0
0x000200d READ 0
```

## Part B: Simulating Off-chip Memory [50 pts]

1) [10 pts] Use your tool from Part A to generate the following traces, where each trace should have 10K requests and the address mapping should be row:bank:column (assume a single channel and single rank).

- All Read, Sequential Trace
- All Read, Random Trace
- All Read, Conflict Trace
- All Read, Hit Trace
- Switching, Hit Trace

**Answer:**

- All Read, Sequential Trace  
Command: `./DRAM_Traces -w 28 -m "row-bnk-col" -n 10000 -p "sequential" -t "R"`  
Output file: `seq_NG.txt`
- All Read, Random Trace  
Command: `./DRAM_Traces -w 28 -m "row-bnk-col" -n 10000 -p "random" -t "R"`  
Output file: `rand_NG.txt`
- All Read, Conflict Trace  
Command: `./DRAM_Traces -w 28 -m "row-bnk-col" -n 10000 -p "row-conflict" -t "R"`  
Output file: `row_conf_NG.txt`

- All Read, Hit Trace  
Command: `./DRAM_Traces -w 28 -m "row-bnk-col" -n 10000 -p "row-hit" -t "R"`  
Output file: `row_hit_NG.txt`
- Switching, Hit Trace  
Command: `./DRAM_Traces -w 28 -m "row-bnk-col" -n 10000 -p "row-hit" -t "RW"`  
Output file: `switch_row_hit_NG.txt`

- 2) [10 pts] Familiarize yourself with MCSim simulator. Start with getting MCSim from here: <https://github.com/uwuser/MCSim> and read the README file.
- 3) [15 pts] Configure MCSim to use FR-FCFS and run all the 5 traces from step 1. Make sure that the address mapping in MCSim are set correctly. In MCSim the address mapping is determined in the ini file where each segment is coded as follows: Rank[0], BankGroup[1], Bank[2], SubArray[3], Row[4], Col[5]. So, AddressMapping=425 means row:bank:column.

Draw a graph that compares the execution time of all the five traces.

Answer:

- Simulation output of All Read, Sequential Trace:

```
REQ0 COMPLETED
clock 141243
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0.9375
REQ under analysis: WC Open Read : 13   WC Close Read : 31   WC Open Write : 0   WC Close Write : 0
-----Simulation Summary-----
Bandwidth = 3624.96 MB/s

Number of Open Read   : 9375
Number of Close Read  : 625
Number of Open Write  : 0
Number of Close Write : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 30 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 141244 time = 19197
```

- Simulation output of All Read, Random Trace

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 41061

```

- Simulation output of All Read, Conflict Trace

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 57731

```

- Simulation of All Read, Hit Trace

```

REQ0 COMPLETED
clock 130011
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0.9999

REQ under analysis: WC Open Read : 13   WC Close Read : 22   WC Open Write : 0   WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 3938.13 MB/s

Number of Open Read      : 9999
Number of Close Read     : 1
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 21 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 130012 time = 14597

```

- Simulation output of Switching, Hit Trace

```

REQ0 COMPLETED
clock 155006
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0.9999

REQ under analysis: WC Open Read : 18   WC Close Read : 22   WC Open Write : 12   WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 3303.1 MB/s


Number of Open Read      : 4999
Number of Close Read     : 1
Number of Open Write     : 5000
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 21 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 155007 time = 20058

```

The execution time for cases:  $\text{Time (10}^{-3} \text{ seconds)} = \text{Clock Ticks} / \text{Clock frequency}$ , For DDR3 with 1600H device speed clock frequency would be 800 MHz

Address Mapping	Open Read	Close Read	Open Write	Close Write	Bandwidth (MB/s)	Cycles	Clock Ticks	Time (10 <sup>-3</sup> sec)
All Read, Sequential Trace	9375	625	0	0	3624.96	141244	19197	0.02399625
All Read, Random Trace	0	10000	0	0	1383.83	369988	41061	0.05132625
All Read, Conflict Trace	0	10000	0	0	1383.83	369988	57331	0.07166375
All Read, Hit Trace	9999	1	0	0	3938.13	130012	14597	0.01824625
Switching, Hit Trace	4999	1	5000	0	3303.1	155007	20058	0.0250725



4) [10 pts] Change the FR-FCFS ini file to use close-page policy and repeat the experiments and redraw the graph similar to part 3.

Answer:

- Simulation output of All Read, Sequential Trace:

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 34132

```

- Simulation output of All Read, Random Trace

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 33149

```

- Simulation output of All Read, Conflict Trace



```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 47337

```

- Simulation of All Read, Hit Trace

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 32175

```

- Simulation output of Switching, Hit Trace

```

REQ0 COMPLETED
clock 394982
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 42    WC Open Write : 0    WC Close Write : 36

-----Simulation Summary-----
Bandwidth = 1296.26 MB/s


Number of Open Read      : 0
Number of Close Read     : 5000
Number of Open Write     : 0
Number of Close Write    : 5000

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 41 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 394983 time = 35254

```

The execution time for cases:  $\text{Time (10}^{-3} \text{ seconds)} = \text{Clock Ticks} / \text{Clock frequency}$ , For DDR3 with 1600H device speed clock frequency would be 800 MHz

Address Mapping	Open Read	Close Read	Open Write	Close Write	Bandwidth (MB/s)	Cycles	Clock Ticks	Time (10 <sup>-3</sup> sec)
All Read, Sequential Trace	0	10000	0	0	1383.83	369988	34132	0.42665
All Read, Random Trace	0	10000	0	0	1383.83	369988	33149	0.4143625
All Read, Conflict Trace	0	10000	0	0	1383.83	369988	47337	0.5917125
All Read, Hit Trace	0	10000	0	0	1383.83	369988	32175	0.4021875
Switching, Hit Trace	0	5000	0	5000	1383.83	369988	35254	0.440675



5) [15 pts] Use the trace “All Read, Random Trace” to compare all the controller systems supported by MCsim. Plot the results in a bar-chart.

Answer:

- Simulation output of FR-FCS (Policy: Open):

```
REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0
REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read    : 0
Number of Close Read   : 10000
Number of Open Write   : 0
Number of Close Write  : 0

//// Channel [0] ////

-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 41061
```

- Simulation output of FR-FCFS (Policy: Close):

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 47337

```

- Simulation output of AMC:

```

REQ0 COMPLETED
clock 419982
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 22    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1219.1 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 41 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 419983 time = 34305

```

- Simulation output of BLISS:

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 34771

```

- Simulation output of DCMC:

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 31503

```

- Simulation output of FCFS:

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 30982

```

- Simulation output of FRFCS:

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 30648

```

- Simulation output of MAG:

```

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 29    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1765.55 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 28 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 289996 time = 24682

```

- Simulation output of MCMC:

```

REQ0 COMPLETED
clock 399993
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 31    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1280.02 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 39 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 399994 time = 32999

```

- Simulation output of MEDUSA:

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 36326

```

- Simulation output of ORP:

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 30850

```

- Simulation output of PAR-BS:



```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 30656

```

- Simulation output of PIECAS:

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 31869

```

- Simulation output of PMC:

```

REQ0 COMPLETED
clock 469977
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 22    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1089.42 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 46 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 469978 time = 39163

```

- Simulation output of RankReOrder:

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 31678

```

- Simulation output of ReOrder:

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 31568

```

- Simulation output of ROC:

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 30760

```

- Simulation output of Round:

```

REQ0 COMPLETED
clock 369987
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 37    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1383.83 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 36 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 369988 time = 53181

```

- Simulation output of RTMem:

```

REQ0 COMPLETED
clock 419982
==== Channel [0] ====

Statistics Assuming Cores are In Order:

REQ under analysis: Open Request Ratio : 0

REQ under analysis: WC Open Read : 0    WC Close Read : 22    WC Open Write : 0    WC Close Write : 0

-----Simulation Summary-----
Bandwidth = 1219.1 MB/s

Number of Open Read      : 0
Number of Close Read     : 10000
Number of Open Write     : 0
Number of Close Write    : 0

//// Channel [0] ////
-----Summary Per Requestor-----
Requestor 0: Worst-Case 41 Done 10000 Request From 10000 Computation Time = 0 @ 1.25
Simulation End @ 419983 time = 32425

```

The execution time for All Read, Random Trace with all controllers supported by MCsim are as follows, Time ( $10^{-3}$  seconds) = Clock Ticks / Clock frequency, For DDR3 with 1600H device speed clock frequency would be 800 MHz So, Time ( $10^{-3}$  seconds) for different traces would be:

Controller System	Open Read	Close Read	Open Write	Close Write	Bandwidth (MB/s)	Cycles	Clock Ticks	Time (10 <sup>-3</sup> sec)
FR-FCFS	0	10000	0	0	1383.83	369988	47377	0.05922125
AMC	0	10000	0	0	1383.83	369988	34305	0.04288125
BLISS	0	10000	0	0	1383.83	369988	34771	0.04346375
DCMC	0	10000	0	0	1383.83	369988	31503	0.03937875
FCFS	0	10000	0	0	1383.83	369988	30982	0.0387275
FRFCS	0	10000	0	0	1383.83	369988	30648	0.03831
MAG	0	10000	0	0	1765.55	289996	24682	0.0308525
MCMC	0	10000	0	0	1280.02	399994	32999	0.04124875
MEDUSA	0	10000	0	0	1383.83	369988	36326	0.0454075
ORP	0	10000	0	0	1383.83	369988	30850	0.0385625
PAR-BS	0	10000	0	0	1383.83	369988	30656	0.03832
PIECAS	0	10000	0	0	1383.83	369988	31869	0.03983625
PMC	0	10000	0	0	1089.42	469978	39163	0.04895375
RankReOrder	0	10000	0	0	1383.83	369988	31678	0.0395975
ReOrder	0	10000	0	0	1383.83	369988	31568	0.03946
ROC	0	10000	0	0	1383.83	369988	30760	0.03845
Round	0	10000	0	0	1383.83	369988	53181	0.06647625
RTMem	0	10000	0	0	1219.1	419983	32425	0.04053125

