Architecture

stages
$$M = 5$$

Probability. Instruction being branch $p = 0.3$

speed
$$up = \frac{m*n}{n+m-1+p*m(n-1)}$$

Hence
$$p = 625 - 564$$

2000

inumber of branch instructions < 0.000€ × 200


$$5n = \frac{2000}{509 + 2000} \geq 5$$

$$\frac{1}{2000}$$

(b) LRU:

Ans, 3

4, 7, 5, 7, 6, 7, 10, 4, 8, 5, 6, 8, 11, 4, 9, 5, 9, 6, 9, 12, 4, 7, 5, 7 Using LRU technique



Number of page faults = 17.

Ansit ta = aresage time

tmm , main memory - access time = 100 ns

te = cache access 6 me = 20 mg

n = interleaving factor.

2 K19/ 60/244

n = interplaying factor ta < 60 tc + tmm < 60 20 + 100 < 60

7 h72.5

Since n is Hashally a power of 2 : n = 9

Average access time of describing system = $2v + \frac{100}{4} = 45 \text{ ms}$.

Ans: S

= tc = acces time of cache memory = 2015

tmm = access time of remiconductor.

tmm = access time of remiconductor.

majn memory = 100 hs

tam = access gime of disk selondery

memory = Ims

= 106 ns.

Aresage acces time $h(t) = (1-h(t)) \left[h(t) \left(1-h(t) \right) \left(1-h(t) \right) \right]$ $= (0.9 \times 10^{4}) \times (0.1) \left[(0.95 \times 100) + (0.05 \times 10^{4}) \right]$ = 18 + (0.1) (95 + 50000) = 5027.5 ns.

Day (. 10)	Horizontal		Vertical
Ansi (. La)	Microinstructions		vertical Mirro instrutions.
0	It supports longer control	0	Et supports shorter Control word
٥	It allows higher degree of parallelism.	٥	It allows low degree of parallelism.
	Is additional hasdware is sequired	3	Additional hardwases like decodes are sequired
M	oster knon vertical icroprogrammed control unit	Ġ	Slower than ronzontal microphynammed Controlunit

- (5) It es les plyible
- Energy bit in the control field attaches to a control line

- (5) It is more flexible
- 6 Code is used for

 Cail action und

 the decoder banslates

 this code into

 individual control

 Signals

b) Hardwared Control Unit

Microprogrammed Control

- D It generates the

 control signals needed

 for the processor using

 logic circuits
- O It generates the Control signals with the help of micro-instructions stored in control memory.
- It is faster as the required control signals are generated with the help at hardwares
- De It is slower than

 the other as micro

 instructions are used for

 generating signal here.

3. Different to modify as the Control signals that need to be generated are hard wired

Easy to modify
as the modification
need to be done at
the instruction level

It cannot handle

Complex instructions as

the cinuit design for

it becomes complex

4. Ot can handle complex instructions

Ans:7 Structural Hazards

these hazards write due to serource conflict in the pipeline. A serource conflict is a situation where more than one instruction where to access the same serource in the single cycle.

A serverer can be a register, memory or ALU.

Solution: Resource deplication Can be a possible solⁿ. We divide the memory into two individual modules used to store instruction and deta sepentely.

Control Hazards

These hazards own during the branfer of control instructions such as BRANCH,

CALL etc.

Du to this unwanted instructions

example:

Dala Hazard:

Then Hazards occurs when instructions that eximitit data dependence. eximiting there be two imbrutions. I, I.

Read where write oreus.

when I tores to read before I has written

I: l2

Lith3

J: Ry C R2+R3.

write offer sead

Occues when I tores to write before

I reads it

I : P2 . ~ R+ R3

J: K3 E Ry + R5

write after write

occuss when I tries to write output

before I

I: R2 C R+R3

J: RZ E RYTRIT.

2K19/CO/2M9 8 TB MEM WB FO(250) ex MEM DD cx F3 > IF Is is partially executed here. -) flushing: It is the worst case sienemo einer we terrore the computed data or we don't work at all -> N. Op (Wo - operation): Meaning compiler won't execute any instructions → lode reassangement; or delayed load. Here with smart compiles we can first execute some intructions which are independent from the Current logic -> Estimation. Here we can use either 2 stage Here policy

Change @

Solution:

- Ne can use code movement or code relocation

Also we can use operator forwarding using which we can directly access the result offer execution instead of warting that it gets stored in the memory

Ans: 8 Operand forwarding: In this technique,

the value of operand is given to the

concerned stage of dependent instruction

before it is used.

 \underline{T}_2 is dependent in \underline{T}_2 and \underline{T}_3 , and \underline{T}_3 is dependent in \underline{T}_2

Operand forwarding (R2+R5)

Clock Cycles.	1	2	3	7	5	6	7	8	9	10	11	12	13	19	15	7
To To T2 T3	7. +	TD	DF IP	Po Cr	Po	Po	wD Yv	Po	Po	,	J	9		Po	wo	
						-> ~	tuel yeles			C	no o	sand	R s	s/ R	4	

2K19/co/244

Here To is a MUL Operation which takes

3 clock cycles in PO stage and Lycle
for yest.

is a DIV operation which takes of cycles.

in Po stage, and I cycle for rest

— 12 is an ADD operation which takes cycle of

CIU for all stages but is a dependent spention

- 5 is again uses operand forwarding Here, total no. of yele: 15 option (B).

Anoi 9

1	2	3	4	5	6	7 8	9 10 11 1213
D4	OF	ro	40	WB PO	90	PD PO	PO PO WB
		IF		or l			Po WB Po WB
	•	•	IF	0 F			

Total no of yells = 13.

Ans:10, Here each stage takes 1 CPI on an average.

In 1st care 80%. take 1 clock \$ 20%.
take clocks.

: total time P= (0.8×1+0.2+3) ×2.2

- 3.08

2 = (0.8 X1+0.5 X6) X/

- 2

 $\frac{1}{2} = 3.08/2 = 1.54$ = ...