CS230 PROJECT

Team:

Neeshi S Merchant 200050087
 Anushka 200050011
 Anushka Dubey 200050012
 Onkar Borade 200050022

Instruction Encoding

ADD:	00_01	RA	RB	RC	0	00
ADC:	00_01	RA	RB	RC	0	10
ADZ:	00_01	RA	RB	RC	0	01
ADL:	00_01	RA	RB	RC	0	11
ADI:	00_00	RA	RB	6	bit Immediat	e
NDU:	00_10	RA	RB	RC	0	00
NDC:	00_10	RA	RB	RC	0	10
NDZ:	00_10	RA	RB	RC	0	01
LHI:	00_00	RA		9 bit Im	mediate	
LW:	01_01	RA	RB	6	bit Immediat	e
SW:	01_11	RA	RB	6	bit Immediat	e

LM:	11_01	RA	0 + 8 bits cor	responding to Reg R0 to R7 (left to right)
SM:	11_00	RA	0 + 8 bits cor	responding to Reg R0 to R7 (left to right)
BEQ:	10_00	RA	RB	6 bit Immediate
JAL:	10_01	RA		9 bit Immediate offset
JLR:	10_10	RA	RB	000_000
JRI	10_11	RA		9 bit Immediate offset

Instruction Description

Mnemonic	Name & Format	Assembly	Action
ADD	ADD (R)	add rc, ra, rb	Add content of regB to regA and store result in regC. It modifies C and Z flags
ADC	Add if carry set (R)	adc rc, ra, rb	Add content of regB to regA and store result in regC, if carry flaf is set. It modifies C & Z flags
ADZ	Add if zero set (R)	adz rc, ra, rb	Add content of regB to regA and store result in regC, if zero flag is set. It modifies C & Z flags
ADL	Add with one bit left shift of RB (R)	Adl rc,ra,rb	Add content of regB (after one bit left shift) to regA and store result in regC It modifies C & Z flags
ADI	Add immediate (I)	adi rb, ra, imm6	Add content of regA with Imm (sign extended) and store result in regB. It modifies C and Z flags
NDU	Nand (R)	ndu rc, ra, rb	NAND the content of regB to regA and store result in regC. It modifies Z flag

NDC	Nand if carry set (R)	ndc rc, ra, rb	NAND the content of regB to regA ar store result in regC if carry flag is set.
			It modifies Z flag
NDZ	Nand if zero set (R)	ndc rc, ra, rb	NAND the content of regB to regA ar store result in regC if zero flag is set.
	(,)		It modifies Z flag
LHI	Load higher immediate (J)	lhi ra, Imm	Place 9 bits immediate into most significant 9 bits of register A (RA) and lower 7 bits are assigned to zero.
LW	Load (I)	lw ra, rb, Imm	Load value from memory into reg A. Memory address is formed by adding immediate 6 bits with content of red
			It modifies zero flag.
SW	Store	sw ra, rb, Imm	Store value from reg A into memory. Memory address is formed by adding
	(1)		immediate 6 bits with content of red
LM	Load multiple (J)	lw ra, Imm	Load multiple registers whose addres given in the immediate field (one bit pregister, R0 to R7) in order from left to right, i.e., registers from R0 to R7 if corresponding bit is set. Memory add is given in reg A. Registers are loaded from consecutive addresses.

SM	Store multiple (J)	sm, ra, Imm	Store multiple registers whose address is given in the immediate field (one bit per register, R0 to R7) in order from left to right, i.e., registers from R0 to R7 if corresponding bit is set. Memory address is given in reg A. Registers are stored to consecutive addresses.
BEQ	Branch on Equality	beq ra, rb, Imm	If content of reg A and regB are the same, branch to PC+Imm, where PC is the address of beq instruction
JAL	Jump and Link (I)	jalr ra, Imm	Branch to the address PC+ Imm. Store PC+1 into regA, where PC is the address of the jalr instruction
JLR	Jump and Link to Register (I)	jalr ra, rb	Branch to the address in regB. Store PC+1 into regA, where PC is the address of the jalr instruction
JRI	Jump to register (J)	jri ra, Imm	Branch to memory location given by the RA + Imm

VHDL CODES

COMPONENTS

- ALU
- Priority Encoder
- Load/Store Multiple Logic Block
- Registers
- Memory
- Register File
- Sign Extender

MICROPROCESSOR BLOCKS

<u>Data Path:</u> This consists of the entire data path along with all the transfers and the predicates corresponding to an RTL layout of the microprocessor. All the T and S signals are pretty accurately detailed as comments at the beginning of the architecture.

<u>Control Path:</u> This consists of the controller Moore FSM. It has been decomposed into three processes; The first one describes the flip flops which control the states, the second one describes the next state logic and finally the third process controls the output logic based on the present state. (The order in the code might not exactly follow this order). All the T signals have been accompanied by the expected result they are to cause in the data path.

<u>IITB_RISC</u>: The top-level entity than combines the data path and the controller FSM. The register 0 has been shown as an output so that the processes of the microprocessor can be displayed outside in hardware.

Bootloader: The bootloader block.

STATES

S1	$R7 \rightarrow \text{MEM (A)}$ $\text{MEM (D)} \rightarrow \text{IR}$ $R7 \rightarrow \text{ALU}$ $+1 \rightarrow \text{ALU}$ $\text{ALU} \rightarrow \text{PC}$
S2	$\begin{array}{c} \text{I6} - 8 \rightarrow \text{A1RF} \\ \text{I9} - \text{I1} \rightarrow \text{A2RF} \\ \text{D1} \rightarrow \text{E1} \\ \text{D2} \rightarrow \text{E2,T1} \\ \text{I0-7} \rightarrow \text{PEINPUT} \end{array}$
S3	$\begin{array}{c} \text{E1} \rightarrow \text{ALU} \\ \text{E2} \rightarrow \text{ALU} \\ \text{ALU} \rightarrow \text{T1} \end{array}$
S4	I3 – 5 /I6 - 8 → A3RF T1 → D3RF
S5	$ \begin{array}{c} PC \to D3RF \\ \text{``111"} \to A3RF \\ T2 \to ALU \\ 0 \to ALU \end{array} $
S6	I0 − 8 → SE9 − 16 → LS7 LS7 → D3RF I9 − 11 → A3RF
S7	$E1 \rightarrow ALU$ $I0 - 5 \rightarrow SE6 - 16 \rightarrow ALU$ $ALU \rightarrow T1 , MEM(A)$

S8	MEM (DO) → T2, D3RF I9 – 11 → A3RF
S9	$\begin{array}{c} D2 \to MEM10(DI) \\ PC \to D3RF \\ "111" \to A3RF \end{array}$
S10	do { MEMDAT (DO) → T2}
S11	T2 → D3RF PEOUTPUT→ A3RF T1 → ALU +1 → ALU ALU → T1,MEM(DI) while (! invalid_next);
S12	PEOUTPUT → A2RF T1 → MEM(A)
S13	T1 → ALU +1 → ALU ALU → T1 while (! invalid_next);
S14	$\begin{array}{c} R7 \to ALU \\ I0 - 5 \to SE6 - 16 \to ALU \\ ALU \to PC \end{array}$
S15	PC → D3RF I9-11 → A3RF R7 → ALU I0 − 8 → SE9 − 16 → ALU ALU → PC
S16	D1RF → PC I9 – 11 → A3RF PC → D3RF

STATE FLOW DIAGRAMS



















