


# DE GATE QUESTIONS

4. A three bit pseudo random number generator is shown. Initially the value of output  $Y = y_2 y_1 y_0$  is set to 111. The value of output  $Y$  after three clock cycles is.



$$D_2 = y_0 \oplus y_1 \quad D_0 = y_1$$

$$D_1 = y_2$$

Initial	1st clock	2nd clock	3rd clock
1 1 1	0 1 1	0 0 1	1 0 0


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$Y$  after 3rd clock is 100

Two D-flip-flops, as shown below are to be connected as a synchronous counter that goes through the following  $Q_1 Q_0$  sequence

00  $\rightarrow$  01  $\rightarrow$  11  $\rightarrow$  10  $\rightarrow$  00  $\rightarrow$  ...

The inputs  $D_0$  &  $D_1$  respectively should be connected as.




	$Q_0$	$Q_1$	$\rightarrow$	$Q_1 Q_0$	$D_0$	$D_1$	
$m_1$	0	0		0 0	0	0	initial
$m_2$	1	0		0 1	1	0	1 <sup>st</sup> clock
$m_3$	1	1		1 1	1	1	2 <sup>nd</sup> clock
$m_4$	0	1		1 0	0	1	3 <sup>rd</sup> clock
				0 0	0	0	4 <sup>th</sup> clock

$\therefore D_0$  should be connected to  $\overline{Q_1}$  <sup>repeats</sup>  $\Rightarrow \overline{Q_0} \overline{Q_1} + \overline{Q_1} \overline{Q_0} = \overline{Q_1}$   
 $D_1$  should be connected to  $Q_0$   $\Rightarrow Q_1 Q_0 + \overline{Q_1} Q_0 = Q_0$

Ans.

A Mod-N counter using a synchronous binary UP counter with asynchronous clear input is shown in fig. The value of N is \_\_\_\_\_




CLK	$Q_A$	$Q_B$	$Q_C$	$Q_D$	output 0
initial	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	1
6	0	1	1	0	1
7 <sup>th</sup>	0	0	0	0	1
					repeats.

Ans.  $n = 7$

Mod-7 Counter (0-6).




The fig. shows a binary counter with synchronous clear input. With the decoding logic shown, the counter works as a \_\_\_\_\_



Clk	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	CLR
-	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	0

→ MOD 5 counter (0-4).

A ripple counter using positive edge triggered D-flip-flop is shown below. The flip-flops are cleared at '0' at the R input. The feedback logic is to be designed to obtain the count sequence shown in the same fig. The correct feedback logic is.



$$a) F = Q_2 Q_1 \overline{Q_0}$$

$$c) F = \overline{Q_2} \overline{Q_1} Q_0$$

$$b) F = Q_2 \overline{Q_1} \overline{Q_0}$$

$$d) F = \overline{Q_2} \overline{Q_1} \overline{Q_0}$$

F =


When  $Q_2 = 1, Q_1 = 1, Q_0 = 0$

for that  $R = 0$ ,

$\Rightarrow$  FF will be reset (000 state)

$$a) F = Q_2 Q_1 \overline{Q_0} \text{ (NAND gate)}$$

A sequence generator is shown in fig. The counter status ( $Q_0, Q_1, Q_2$ ) is initialized to 010 using preset / clear inputs.



The clock has a period of 50 ns & transitions take place at the rising clock edge

a) Give the sequence generators at  $Q_0$  till repeats

b) What is the repetition rate of the generated sequence?

$t_{pr} = 50 \text{ ns}$

PS			Next state		
$Q_0$	$Q_1$	$Q_2$	$Q_0^+$	$Q_1^+$	$Q_2^+$
0	1	0	1	1	0
1	1	0	1	0	0
1	0	0	1	0	1
1	0	1	0	0	1
0	0	1	0	1	0
0	1	0	1	1	0

repeats  
→




(a)  $Q_0 \rightarrow 01110, 01110$

b) Repetition takes place every 5 clock (pulse)

$$5 \text{ tpr} = 250 \text{ ns}$$

$$\text{repetition rate} = \frac{1}{5 \text{ tpr}} = \frac{1}{250 \text{ ns}} = 4 \times 10^6$$

The fig. shows a mod-k counter, here k is equal to



J	K	Q	$Q_0$	$Q_1$	$Q_0^+$	$Q_1^+$
0	0	Q	0	0	0	0
0	1	0	0	0	1	0
1	0	1	1	0	0	1
1	1	$\bar{Q}$	0	1	0	0


$\rightarrow$  MOD-3 counter (0, 1, 2, 0)  
 $k = 3$

4] The mod 5 counter is shown in the figure counts through states  $Q_2 Q_1 Q_0 = 000, 001, 010, 011$  & 100

a] Will the counter clock out if it happen to be in any one of the unused states?

b] Find the maximum rate at which the counter will operate satisfactorily. Assume the propagation delays of flip-flop & AND

gate to be  $t_{FF}$  &  $t_A$  respectively.



$$\begin{aligned} J_0 &= \overline{Q_2} & K_0 &= 1 \\ J_1 &= 1 & K_1 &= 1 \\ J_2 &= Q_0 Q_1 & K_2 &= 1 \end{aligned}$$


Present state			Inputs (FF)			Next state		
$Q_2$	$Q_1$	$Q_0$	$J_2, K_2$	$J_1, K_1$	$J_0, K_0$	$Q_2^+$	$Q_1^+$	$Q_0^+$
1	0	1	0 1	1 1	0 1	0	1	0 (valid state)
1	1	0	0 1	1 1	0 1	0	0	0 (used state)
1	1	1	1 1	1 1	0 1	0	0	0 (used state)

i)  $\therefore$  There is no lockout situation.

ii) Minimum time to be maintained b/w the two consecutive states

$$T_{min} = t_{FF} + t_A$$

3 bit asynchronous




$$\begin{aligned} T_{min} &= t_{FF} + t_{FF} + t_A \\ &\quad (Q_0, Q_1) \quad (Q_2) \\ &= 2t_{FF} + t_A \end{aligned}$$



$$t_{max} = \frac{1}{t_{min}} = \frac{4}{2t_{J1} + t_A}$$

The circuit diagram of a synchronous counter is shown in the given figure. Determine the sequence of states of the counter assuming that the initial state is '000'. Give your answer in a tabular form showing the present state  $Q_A, Q_B, Q_C$ , J-K inputs ( $J_A, K_A, J_B, K_B, J_C, K_C$ ) & the next state  $Q_{A+}, Q_{B+}, Q_{C+}$ . From the table, determine the modulus of the counter.



$$\begin{aligned} J_A &= \overline{Q_B} & K_A &= 1 \\ J_B &= Q_A & K_B &= 1 \\ J_C &= Q_B \overline{Q_A} & K_C &= Q_B \overline{Q_A} \end{aligned}$$


Present state			Inputs (flip flop)						Next state		
$Q_A$	$Q_B$	$Q_C$	$J_A K_A$	$J_B K_B$	$J_C K_C$	$Q_A^+$	$Q_B^+$	$Q_C^+$	$Q_A^+$	$Q_B^+$	$Q_C^+$
0	0	0	1 1	0 1	0 0	1	0	0	1	0	0
0	0	1	1 1	1 1	0 0	0	1	0	0	1	0
0	1	0	0 1	0 1	1 1	0	0	1	0	0	1
0	0	1	1 1	0 1	0 0	1	0	1	1	0	1
1	0	1	1 1	1 1	0 0	0	1	1	0	1	1
0	1	1	0 1	0 1	1 1	0	0	0	0	0	0

0 → 4 → 2 → 1 → 5 → 3

6 states.



In the modulo - 6 ripple counter shown in the given fig. the output of the 2 input gate is used to clear the JK flip-flops.



a) NAND gate

b) NOR gate

OR Gate

d) AND gate

$$(BA) = 000$$

0 0 1

010

0 1 1


100

1 0 1

1 1 0 2


used states

~~was~~ unused states



Ans- OR Gate

The given figure shows a ripple counter using edge triggered flip flops. If the present state of the counter is  $Q_2 Q_1 Q_0 = 011$ , then its next state  $Q_2 Q_1 Q_0$  will be



Present state

$Q_2 \quad Q_1 \quad Q_0$   
0    1    1


Next state

$Q_2^+ \quad Q_1^+ \quad Q_0^+$   
1    0    0

when  $T=1$

then complement of the present state output.

For the circuit shown, the counter state ( $Q_1 Q_0$ ), follows the sequence



Clock


- a) 00, 01, 10, 11, 00, ...  
b) 00, 01, 10, 00, 01, ...  
c) 00, 01, 11, 00, 01, ...  
d) 00, 10, 11, 00, 10, ...

$D_0$	$D_1$	$Q_0$	$Q_1$	$Q_1 \quad Q_0$
0	0	0	0	0 0
1	0	1	0	0 1
0	1	0	1	1 0
0	0	0	0	0 0
1	0	1	0	

then repeats.




The circuit shown in the fig. is a



- a] Toggle flip flop
- b] JK flip flop
- c] S R latch
- d] Master - slave D flip flop.

Ans:- d] Master - slave D flip flop.

The initial contents of the 4 bit serial in serial out, right shift, register shown in fig. are 0110. After three clock pulses are applied the contents of the shift register will be.



a] 0000


b] 0101

c] 1010

d] 1111

$Q_3$	$Q_2$	$Q_1$	$Q_0$	$Q_3^+$	$Q_2^+$	$Q_1^+$	$Q_0^+$
0	1	1	0	1	0	1	1
				0	1	0	1
				1	0	1	0

A 4 bit shift register, which shifts 1 bit to the right a every clock pulse, is initialized to values 1000 for  $(Q_0, Q_1, Q_2, Q_3)$ . The D input is derived from  $Q_0, Q_2$  &  $Q_3$  through two XOR gates as shown in fig.



- a] Write the 4 bit values  $(Q_0, Q_1, Q_2, Q_3)$  after each clock pulse till the pattern (1000) reappears on  $(Q_0, Q_1, Q_2, Q_3)$ .  
 b] To what values should the shift register be initialized so that the pattern (1001) occurs after the first clock pulse?

Ans:-

$D (Q_0 \oplus Q_2 \oplus Q_3)$	clock	$Q_0$	$Q_1$	$Q_2$	$Q_3$	
1	1	1	0	0	0	(initial)
1	2	1	1	0	0	
0	3	1	1	1	0	
0	4	0	1	1	1	
0	5	0	0	1	1	
0	6	0	0	0	1	
		1	0	0	0	Sequence repeats.

after 1<sup>st</sup> clock pulse

$Q_0 \quad Q_1 \quad Q_2 \quad Q_3$

$D \quad Q_0 \quad Q_1 \quad Q_2 \Rightarrow 1001 \Rightarrow$

$Q_0 = 0 \quad Q_1 = 0 \quad Q_2 = 1$

$$D = 1 = Q_0 \oplus Q_2 \oplus Q_3$$

$$\Rightarrow D = 1 = 0 \oplus 1 \oplus Q_3$$

$$Q_3 = 0$$

$\therefore$  Answer: 10010