

# MOSFET Device & its characteristics

FET (Field effect transistor)

↓  
JFET      MOSFET's      MESFET

depletion-type  
MOSFET

enhancement type  
MOSFET

n-channel      p-channel      n-channel      p-channel  
dep. typ

BJT

MOSFET

Current controlled

Voltage controlled

Bipolar (2 types of  
charge carriers  
for current cond.)

Unipolar devices

Comp. less

High input impedance

AC voltage gain for  
BJT amplifiers is  
high.

Comp. less

Temp. stability is high


\* Small in size

Since smaller in size & easy manufacturing it is popular.

n-channel depletion type

MOSFET


Basic Construction :-




- Due to  $\text{SiO}_2$  layer, its impedance, so the gate current is '0'.

Basic Operation and its characteristics

(i)  $V_{GS} = 0V$ ,  $V_{DS} = +ve$  voltage.



(ii) When  $V_{GS} = -ve$



So total no. of  $e^-$  ↓


So current also decreases.

When a positive voltage is applied across there is repulsion in the n-channel of  $e^-$ , so the holes present in p-type undergo recombination, so  $e^-$  no. ↓; so current ↓.

(iii) When  $V_{GS} = +ve$

$I_D \uparrow$

(i) Pinch off voltage: The voltage of  $V_G$  at which the drain current  $I_D$  becomes zero is called pinch off voltage.




Since -ve to G, the  $e^-$  in channels are repelled

& pured deeper

into p-type &  
undergo recombi-

till a stage  $\exists$   
all  $e^-$  are combined  
so.  $I_D = 0$


(ii) When +ve voltage across G



more no. of  $e^-$  will  
flow through  
channel


$\therefore I_D \uparrow$

# Transfer and drain characteristics




p-channel depletion type MOSFET


(S) Source      (G) Gate      (D) Drain




## Transfer and drain characteristic




## Enhancement type n-channel MOSFET



IGFET (Insulated Gate)




1) Operation with no gate :- ( $V_{GS} = 0$ ,  $V_{DS} = 0/\text{+ve}$ )



2) Creating a channel for current flow:

$$(V_{GS} = V_t) \quad (V_{DS} = 0V)$$


kind of capacitors.



To induce a channel in enhancement type, we apply a +ve  $V_{GS}$  so that the holes present in p-type are pushed inside, so we have a region of acceptor ions in the depletion region. Due to the -ve  $V_{GS}$  the n-type are attracted & a channel of -ve charge is formed. That voltage at which the channel is formed is called threshold voltage. ( $V_t$ )

11) For p-n-type substrate, a -ve  $V_{GS}$  is given.

③ Applying a small  $V_{DS}$  ( $V_{GS} > V_t$ )  
 $(V_{DS} = \text{small +ve voltage})$



Now applying  $+V_{DS}$ ,  $e^-$  from channel flow from S to D, so we have current flow from D to S  
 (i.e.) provided  $V_{GS} > V_t$

\* Greater the value of  $V_{GS}$ , more  $e^-$  get attracted towards  $V_{GS}$ ,  $\Rightarrow$   $\uparrow$  so channel dept will increase, so conductance will increase & resistance will decrease.

So for more current to flow the excess gate voltage is applied given by overdrive voltage

$$\boxed{\text{Excess gate volt} = V_{GS} - V_t}$$





fig: When a small amount of  $V_{DS}$


\*  $V_{GS}$  has to increase for the current to increase or enhance, so it is called enhancement type MOSFET

4) Operation as  $V_{DS}$  is increased ( $V_{DS}$  = large +ve voltage)



The channel depth tapers, w.r.t, the voltage is 0 but at D, as  $V_{DS}$  is ↑,  $V_{GD} = V_{GS} - V_{DS}$ , so  $V_{GD} \downarrow$ , so due to lower potential, so we have a narrow channel as less no. of e- are attracted.

At a point when  $V_{GS} - V_{DS} = V_t$  i.e.  $V_{GD} = V_t$   
 then the mosfet will be in saturation region.



Cutoff

$$V_{GS} < V_t$$

Triode

$$V_{GS} > V_t$$

$$V_{DS} < V_{GS} - V_t$$

Saturation

$$V_{GS} > V_t$$

$$V_{DS} \geq V_{GS} - V_t$$

Derivation of drain current  $I_D$  in linear region  
 & saturation region for n-channel enhancement type MOSFET

- let  $t_{ox}$  thickness of oxide layer
- Let  $C_{ox}$  be capacitance of

$$\epsilon_r = \epsilon$$

$$\epsilon_0$$

Let  $\epsilon_{ox}$  be permittivity of oxide layer

$$\epsilon_{ox} = \epsilon_s \epsilon_{SiO_2} \epsilon_0 \quad \text{--- (1)}$$

$$i = \frac{dy}{dt}$$

$\Gamma^2$  2 electric fields

$$\text{So Drain current } I_D = \frac{Q_c}{T_{SD}} \quad \begin{array}{|c|c|} \hline \text{Noni} & \text{Sur Drain} \\ \hline \text{Verti} & \text{due to gate} \\ \hline \end{array}$$

where  $Q_c$  - charge induced in the channel.

$T_{SD}$  - electron transit time from s - drain

General eq for time is  $T_{SD} = \frac{L}{v}$  — channel length  
 v — velocity of  $e^-$

$$v = \mu_n E_{DS} \quad \text{--- (4)}$$

where  $\mu_n = e \cdot \sigma$  mobility

$E_{DS}$  = electric field b/w drain & source

$$E_{DS} = \frac{V_{DS}}{L} \quad (5)$$

Substitute eqn (5) in eq. (4)

$$V = \mu_n \frac{V_{DS}}{L} \quad (6)$$

Substitute eq. (6) in (3)

$$T_{SD} = \frac{L^3}{\mu_n V_{DS}} \quad (7)$$

Substitute (7) in (2)

$$I_D = \frac{Q_s \cdot \mu_n V_{DS}}{L^2} \quad (8)$$

In triode region  $V_{DS} < V_{GS} - V_t$

Charge per unit area =  $\epsilon_0 E_G \quad (9)$

where  $E_G$  - electric field at the gate,  
hence induced charge  $Q_c$  can be written as  
 $\epsilon_0 E_G \times (w \times L) \quad (10)$

$$E_G = \frac{\text{Voltage}}{\text{length}} = \frac{(V_{GS} - V_t) - V_{DS}/2}{t_{on}} \quad (11)$$

Subt. (11) in (10)

capacitance

$$Q_C = C_{ox} \times w \times L \times \frac{[(V_{GS} - V_t) - V_{DS}/2]}{t_{ox}}$$

$$Q_C = C_{ox} w L [(V_{GS} - V_t) - V_{DS}/2] \rightarrow (12)$$

Subt. (12) in (8)

$$I_D = \frac{C_{ox} w [(V_{GS} - V_t) - V_{DS}/2]}{L} \mu_n V_{DS}$$

In sat. region

$$V_{DS} = V_{GS} - V_t$$



$$\therefore I_D = C_{ox} \left( \frac{w}{L} \right) \left[ (V_{GS} - V_t) - \frac{V_{GS} - V_t}{2} \right] \mu_n V_{DS}$$

$$I_D = \mu_n C_{ox} \left( \frac{w}{L} \right) \left[ \frac{1}{2} (V_{GS} - V_t)^2 \right]$$

as

(1)

## The $i_D - V_{DS}$ characteristics



Cutoff

$$V_{GS} < V_t$$

Region:

Triode

$$V_{GS} \geq V_t$$

$$\boxed{V_{DS} < V_{GS} - V_t}$$

$$i_D = K_n' \left( \frac{w}{L} \right) \left[ (V_{GS} - V_t) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$i_D = k_n \left( \frac{W}{L} \right) (V_{GS} - V_t) V_{DS}$$

So it behaves as linear resistance  $r_{DS}$

$$r_{DS} = \frac{V_{DS}}{I_D} \quad | \quad V_{GS} = V_{DS} (\text{same value})$$

$$r_{DS} = \frac{1}{k_n \left( \frac{W}{L} \right) (V_{GS} - V_t)}$$

So it will behave as resistance in triode region

$$V_{GS} - V_t = V_{DS} \quad (\text{cavalcine})$$

$$r_{DS} = \frac{1}{k_n \left( \frac{W}{L} \right) (V_{DS})}$$

## Saturation

There has to be a channel formed with  $V_{GS} \geq V_t$


$$\Rightarrow V_{GD} \leq V_t$$

$$V_{GS} - V_{DS} \leq V_t$$


$$V_{DS} \geq V_{GS} - V_t$$

$$i_D = \frac{1}{2} k_n' \left( \frac{w}{L} \right) (V_{GS} - V_t)^2$$

Here  $i_D$  is independent of  $V_{DS}$



Large signal equivalent circuit model




At boundary ( $V_{DS} = V_{GS} - V_t$ )

$$i_D = \frac{1}{2} k_n' \left( \frac{w}{L} \right) (V_{DS})^2$$

① Finite output resistance in saturation:-

Source



$$V_{DS} = V_{GS} - V_t + \frac{1}{\mu C_s} V_{BS} - V_{DS, \text{sat}}$$

$$1 - \alpha L \rightarrow \alpha L'$$

Initially, a saturated mosfet is assumed to have  $\infty$  resistance.

But in reality, as  $V_{DS} \uparrow$ , the pinch-off region shifts towards source, & due to  $V_{DS} \uparrow$  the electrons in pinch-off region get attracted & move towards Drain, so there is some slight increase in drain current.

$I_D$  even after saturation. This effect is channel length modulation

$$V_{DS} \uparrow \downarrow L \downarrow V_C \uparrow I_D \uparrow \text{ (small change)}$$

channel length modul

$$\text{So, w.r.t } I_D = \frac{1}{2} K_n \left( \frac{W}{L} \right) (V_{GS} - V_t)^2 \quad \text{--- (1)}$$

in sat.,

$$I_D = \frac{1}{2} K_n \frac{W}{L} (V_{GS} - V_t)^2$$

$$= \frac{1}{2} K_n \frac{W}{L} \left( 1 + \frac{\Delta L}{L} \right) \left( 1 - \frac{\Delta L}{L} \right) (V_{GS} - V_t)^2$$

$$= \frac{1}{2} K_n' \frac{W}{L} \frac{(L + \Delta L)}{L} \left(1 - \frac{(\Delta L)^2}{L^2}\right) (V_{GS} - V_t)^2$$

Assume  $\frac{\Delta L}{L} \ll 1$

$$i_D = \frac{1}{2} K_n' \frac{W}{L} \left(1 + \frac{\Delta L}{L}\right) (V_{GS} - V_t)^2 \quad (3)$$

But  $V_{DS} \propto \Delta L$

$$\times V_{DS} = \cancel{\Delta L}$$


$$i_D = \frac{1}{2} K_n' \frac{W}{L} \left(1 + \lambda \frac{V_{DS}}{L}\right) (V_{GS} - V_t)^2 \quad (4)$$

Let  $\lambda = \lambda'$   $\Rightarrow \lambda' = \lambda L$

$$i_D = \frac{1}{2} K_n' \frac{W}{L} (1 + \lambda V_{DS}) (V_{GS} - V_t)^2$$

current ( $i_D$ ) when considered in channel length modulation

$i_D$  (mA)



from eq. if we substitute  $v_{DS} = -1$

$i_o$  becomes '0'

So from graph  $v_A = \frac{1}{\lambda}$


$$r_o = \left[ \frac{i_D}{v_{DS}} \right]^{-1} \quad \textcircled{2}$$

$$r_o = \left[ \frac{k_n' \left( \frac{w}{L} \right) (v_{GS} - v_t)^2 (1 + \lambda v_{DS})}{2 v_{DS}} \right]^{-1}$$


$$r_o = \left[ \frac{k_n' \left( \frac{w}{L} \right) (v_{GS} - v_t)^2 \lambda v_{DS}}{2 v_{DS}} \right]^{-1}$$

$$r_o = \frac{1}{\lambda \left[ \frac{k_n' \left( \frac{w}{L} \right) (v_{GS} - v_t)^2}{2} \right]}$$

$$r_o = \frac{1}{\lambda I_D}$$



# Characteristics of the p-channel MOSFET



Since  $V_{GS}$  is -ve

$$V_{GS} \leq V_t$$

Triode:

$$V_{DS} > (V_{GS} - V_t)$$

$$i_D = k'_p \left( \frac{w}{L} \right) \left[ (V_{GS} - V_t) V_{DS} - \frac{V_{DS}^2}{2} \right]$$


$$k'_p = \mu_p C_{ox}$$

$\mu_p$  - mobility of holes.

Saturation  $V_{DS} \leq (V_{GS} - V_t)$

$$i_D = \frac{k'_p}{2} \left( \frac{w}{L} \right) (V_{GS} - V_t)^2$$

The role of substrate - The body effect



$$V_t = V_{to} + t \left[ \sqrt{2\phi_f + V_{SB}} - \sqrt{2\phi_f} \right]$$

If voltage is applied to body, what is effect?

- If Body & Source a potential is applied, the  $\epsilon$  in source get attracted to +ve potential as body is at -ve potential, so channel depth decreases  $V_{GS}$  is  $\downarrow$ . So if we want channel back, we should increase  $V_{GS} \uparrow$ .

$V_{to}$  - when 0 voltage b/w source & body

### Temperature effects :-

\*  $V_t$  → when  $V_t \downarrow$  by  $2mV$  for every  $1^\circ$  rise in temp,  $i_D \uparrow$  ( $i_D \propto (i_p \propto V_{GS} - V_t)$ )

\*  $k'$  → with increase in temp,  $k' \downarrow$ , so  $i_D \downarrow$

This effect is more compared to  $V_t$


So overall parameter, with  $\downarrow k'$ ,  $i_D$  will  $\downarrow$ .

## Breakdown & Input protection.

- \*  $V_{DS}$  ( $20V - 150V$  b/n  $V_{DS}$ ) there will be avalanche breakdown (at  $p-n$  sub)
- \*  $V_{GS}$  (above  $30V$ ) breakdown in gate oxide (permanent damage)

## MOSFET circuits at DC

- Q) Design the following circuit to obtain a drain current of  $80\text{mA}$  & also determine the DC voltage at the drain denoted as  $V_D$ . The N MOS Transistor has  $\mu_{n\text{con}} = 200\text{ }\mu\text{A/V}^2$ ,  $V_t = 0.6V$
- $L = 0.8\text{ }\mu\text{m}$ ,  $w = 4\text{ }\mu\text{m}$ , Assume that there is no channel length modulation
- $+V_{DD} = 3V$



→ Gate & Drain are shorted, it is diode connected MOS.

$$V_{DS} = V_{GS} \quad \text{for in saturation } V_{DS} \geq (V_{GS} - V_t) \quad \text{always in saturation}$$

$$i_D = \frac{k_n}{2} \left( \frac{w}{L} \right) (V_{GS} - V_t)^2$$

$$80 \text{ m} = 200 \text{ M} \left( \frac{4}{6.3} \right) (V_{GS} - 0.6)^2$$

$$80 \text{ m} = 100 \text{ M} (5) (V_{GS} - 0.3)$$

$$\frac{80 \times 10^{-3} \times 10^6}{100 \times 5} = V_{GS} - 0.3$$

$$160 + 0.36 = V_{GS}$$

$$V_{GS} = 160.36 \text{ V}$$

$$R_D = \frac{V_{DS}}{I_D} = \frac{1}{80 \mu\Omega} = 12.5 \text{ k}\Omega$$

$$V_{DS} = V_D - V_S = 1 - 0 = 1 \text{ V}$$

$$V_D = 1 \text{ V}$$

$$V_D = V_{DD} - I_D R_D$$

$$R_D = \frac{V_{DD} - V_D}{I_D} = 25 \text{ k}\Omega$$

② Redesign the nFET to double the drain current  $I_D$  without changing  $V_D$ . Determine the new values of  $R_D$  & w/l ratio.

$$I_D = 160 \text{ mA}$$

$$V_D = 1 \text{ V}$$

$$R_D = \frac{V_{DD} - V_D}{I_D} = 12.5 \text{ k}\Omega$$

To find w/l

$$i_D = \frac{k_n}{2} \left(\frac{w}{l}\right) (V_{GS} - V_t)^2$$

$$160 \mu A = \frac{200 \mu A}{2} \left(\frac{w}{l}\right) (1 - 0.6)^2$$

$$\left(\frac{w}{l}\right) = \frac{160 \mu A}{100 \mu A} \times \frac{1}{(0.4)^2}$$

$$= \frac{8}{5} \times 0.16$$

$$\left(\frac{w}{l}\right) = 10.08$$


③ Design the following circuit so that the transistor operates at  $i_D = 0.4 \text{ mA}$ ,  $V_D = 0.5 \text{ V}$ ,  $V_t = 0.7 \text{ V}$ ,  $\mu_n C_{ox} = 100 \mu \text{A/V}^2$ ,  $L = 1 \mu \text{m}$ ,  $W = 32 \mu \text{m}$ . Neglect channel length modulation.



$$R_D = \frac{V_{DD} - V_D}{i_D}$$

$$= \frac{2.5 - 0.5}{0.4 \text{ mA}}$$

$$R_D = 5 \text{ k}\Omega$$



$V_G = 0$ ,  $V_D = 0.5$ ,  $V_D > V_G$  (sat region)

$$I_D = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_T)^2$$

$$0.4 \text{ m} = \frac{1}{2} 100 \text{ H} \left( \frac{32}{1} \right) (V_{GS} - 0.7)^2$$

$$\frac{0.8 \text{ m}}{100 \text{ H} \times 32} = (V_{GS} - 0.7)^2$$

$$\frac{1}{2} + 0.7 = V_{GS}$$

$$V_{GS} = 1.2 \text{ V}$$

$$V_{GS} = V_G - V_S$$

$$1.2 (= 0 - V_S)$$

$$V_S = -1.2 \text{ V}$$


Apply KVL near  $R_S$

$$V_S + I_D R_S + 2.5 \text{ V} = 0$$

$$R_S = \frac{V_S + 2.5}{I_D}$$

$$= \frac{-1.2 + 2.5}{0.4 \text{ m}}$$

$$= 3.25 \text{ K } 2 \text{ A}$$



4) Redesign - the ckt of em.3 when  $V_{DD} = -V_{SS} = 2.5$   
 $N_t = 0.1V$ ,  $\mu_n C_{ox} = 60 \mu A/V^2$ ,  $(W/L) = 120 \mu m/3 \mu m$ ,  
 $I_D = 0.3 \text{ mA}$ ,  $V_D = +0.4V$

$$\rightarrow R'_D = ? \quad R'_S = ?$$

$$R'_D = \frac{V_{DD} - V_D}{I_D} = \frac{2.5 - 0.4}{0.3 \text{ mA}} = 7 \text{ k}\Omega$$

$$R'_S = \frac{V_{SS} + V_S}{I_D} = \frac{+2.5 + 1.5}{0.3 \text{ mA}} = 13.3 \text{ k}\Omega$$

$$I_D = \frac{k_n}{2} \left( \frac{W}{L} \right) (V_{GS} - V_t)^2$$

$$0.3 \text{ mA} = \frac{60 \mu A}{2} \left( \frac{120}{3} \right) (V_{GS} - 0.1)^2$$

$$\frac{0.3 \text{ mA}}{30 \mu A \times 40} = (V_{GS} - 0.1)^2$$


$$\frac{1}{2} + 0.1 = V_{GS}$$

$$V_{GS} = 0.49 \text{ V}$$

$$V_{GS} = V_{GG} - V_S$$

$$V_{GS} = -V_S = 0.49 \text{ V}$$

⑤ Consider the following ckt in which the MOSFET  $Q_1$  has been already designed in Ex 1. Let the voltage of  $Q_1$  is applied as gate voltage  $V_G$ . for the second mosfet  $Q_2$ , Assume that  $Q_2$  is identical to  $Q_1$ . Find the  $i_D$  &  $V_D$  of  $Q_2$ .  
 $(\frac{w}{l})_{Q_1} \text{ & } k'_{n \text{ max}} \text{ are same}$



From fig,  $V_{G2} = V_{G1} = V_D = 1V$

$$V_{GS} = V_{G2} - V_{S2}$$

$$V_{GS2} = 1V$$

We assume the  $Q_2$  is in saturation & find  $i_D$  in saturation

$$i_D = k'n \left(\frac{w}{l}\right) (V_{GS} - V_t)^2$$

$$i_D = \frac{200 \mu A}{2} (5) (1 - 0.6)^2$$

$$= 100 \mu A (5) (0.16)^2$$

$$= 50 \mu A (0.16)$$

$$I_{D2} = 80 \mu A$$

$$V_{DD} - I_{D2} R_{D2} + V_{D2} = 0$$

$$V_{DD} - V_{D2} = I \times 20k$$

$$V_{DD} - I_{D2} R_{D2} = V_{D2}$$

$$3 - 80\mu \times 20k = V_{D2}$$

$$3 - 1.6$$

$$1.4V = V_{D2}$$

Now crosscheck if it is in saturation or no.


$$\text{i.e } V_{DS2} > V_{GS2} - V_t$$

$$V_{D2} - V_{S2} > 1 - 0.6$$

$$1.4V > 0.4$$

- ⑥ Design following ckt to establish drain voltage  $V_D$  of 0.1V given that  $V_t = 1V$  &  $k_n(\frac{w}{l}) = 1mA/V^2$ .

Also find effective resistance b/w drain & source at this operating point.



$$V_{DS} < V_{GS} - V_t$$

$$0.1 < 5 - 1$$

$$0.1 < 4$$

Triode

So it is in triode

$$I_D = k_m \left( \frac{w}{L} \right) \left[ (V_{GS} - V_t) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$= 1m \left[ (5 + 1) 0.1 - \frac{0.1^2}{2} \right]$$

$$= 1m (0.4) = 0.005$$


$$= 1m (0.395)$$

$$= 0.395 \text{ mA}$$

$$R_D = \frac{V_{DD} - V_D}{I_D} = \frac{5 - 0.1}{0.395m} = 12.4 \text{ k}\Omega$$

The effective resistance,

In triode region, it acts as linear resistance



$$\text{So, } R_{eff} = \frac{V_D - V_S}{I_D} = \frac{0.1 - 0}{0.395m} = 253 \text{ m}\Omega$$

⑦ In the circuit of previous problem if the value of  $R_D$  is doubled find approx value  $I_D$ ,  $V_{DS}$

$$\rightarrow R'_D = 24.8 \text{ k}\Omega$$

$$I'_D = \frac{I_D}{2} = 0.137 \text{ mA}$$

$$V'_D = V_{DD} - I'_D R'_D$$

$$= 10.01 \text{ V}$$

## Biasing in MOS amplifier


- (1) By fixing  $V_{GS}$
- (2) By fixing  $V_{GS}$  and connecting source resistor  $R_S$  at source terminal.
- (3) Connecting feedback resistor b/w gate & drain.
- (4) Using constant current source.

### (1) Biasing by fixing $V_{GS}$

$\rightarrow$  ① Disadvantage :  $C_{ox}$ ,  $V_t$ ,  $w$  will change if there is change in MOSFET.

In this biasing we fix  $V_{GS}$  so that  $I_D$  is fixed if  $I_D$  fixed indirectly  $V_{DS}$  is fixed.


$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{w}{L} (V_{GS} - V_t)^2$$



NOTE ② For MOSFET to act as amplifier, it must be in saturation region, but using this biasing technique, it may or may not be in saturation region.

③  $\mu_n$ ,  $V_t$  are temperature dependent if they change  $I_D$  with  $T$ .


② Biasing by fixing  $V_G$  & connecting  $R_s$  at the source terminal.



We fix  $V_G$  & connect resistance at source terminal.

$$\text{So, } V_G = V_{GS} + I_D R_s$$


Now by change in device or any other parameter  
if  $I_D \uparrow$  then -




$$V_G = V_{GS} \downarrow + I_D R_s \uparrow$$

$$\downarrow I_D = \frac{1}{2} \mu_n C_o \frac{\omega}{L} (V_{GS} \downarrow - V_t)$$

Circuit



Q] Design the following circuit to establish a drain current of  $0.5 \text{ mA}$ , fin MOSFET used has  $V_t = 1\text{V}$ ,  $k'_n \times \frac{w}{L} = 1 \text{ mA/V}^2$ ,  $V_{DD} = 15\text{V}$ . Assume  $\lambda = 0$ , also determine  $\gamma$  in value of  $I_D$  when MOSFET is replaced by another MOSFET having same  $k'_n \frac{w}{L}$  but  $V_t = 1.5\text{V}$ .



When nothing is given we assume.

→ \* Always  $\frac{1}{3}$  of  $V_{DD}$  is dropped across  $R_S$ .

remaining is  $V_D$ ,  $10V$

$$V_D = 10V$$

$$V_S = 5V$$

$$V_{DS} = V_D - V_S$$

$$= 10 - 5$$

$$= 5V$$

Using voltage divider

$$V_G = \frac{V_{DD} \times R_{G2}}{R_{G1} + R_{G2}}$$

So to find  $V_a$  using sat. region formula

$$i_D = \frac{1}{2} k_n M_n C_{ox} (V_{GS} - V_t)^2$$

$$0.5m = \frac{1}{2} \times 1m (V_{GS} - V_t)^2$$

$$\boxed{2} = V_{GS} - V_t$$

$$\boxed{-V_{GS} = 2V}$$

$$V_{GS} = V_G - V_S$$

$$2 = V_G - 5$$

$$\boxed{V_G = 7V} \quad \rightarrow \textcircled{2}$$

$$V_G = \frac{V_{DD} \times R_{G2}}{R_{G1} + R_{G2}}$$

$$7 = \frac{15 R_{G2}}{R_{G1} + R_{G2}}$$

$$7 R_{G1} + 7 R_{G2} = 15 R_{G2}$$

$$\boxed{7 R_{G1} = 8 R_{G2}}$$

$R_{G1}$  &  $R_{G2}$  are equal only  
when  $R_{G1} = 8M\Omega$  &  $R_{G2} = 7M\Omega$

$$\frac{V_{DD}}{R_D I_D} = \frac{V_{DD}}{I_D}$$

$$R_D = \frac{V_{DD}}{I_D}$$

$$R_D = \frac{V_{DD} - V_D}{I_D} = 10K\Omega$$

$$R_S = \frac{V_S}{I_D} = 10 k\Omega$$

(ii) If  $V_T = 1.5V$

$$V_{GS} = ? \quad V_{DS} = V_G - V_S \\ = V_G - I_D R_S$$

$$i_D = \frac{1}{2} K_n C_o n (V_{GS} - V_T)^2 \quad | V_{GS} = 7 - 10 I_D$$

~~$$i_D = \frac{1}{2} K_n C_o n (V_{GS} - V_T)^2$$~~

~~$$i_D = 0.025 \text{ mA}$$~~

$$i_D = \frac{1}{2} K_n C_o n (V_{GS} - V_T)^2$$

$$= \frac{1}{2} K_n C_o n ((7 - 10 I_D) - 1.5)^2$$

$$i_D = \frac{1}{2} K_n C_o n (5.5 - (10 I_D))^2$$

$$2i_D = 1m(30.25 + 100 I_D^2 - 1100 I_D)$$

$$2K i_D = 30.25 - 100 I_D^2 + 1100 I_D$$

~~$$2.1K i_D - 100 i_D^2 = 30.25$$~~

~~$$2100 i_D - 110 i_D^2 = 30.25$$~~

~~$$110 i_D^2 - 2100 i_D + 30.25 = 0$$~~

$$I_D = 0.6665 \text{ mA} \quad I_D = 0.45 \text{ mA}$$

$$V_T = 1V \quad I_D = 0.5 \text{ mA}$$

$$V_T = 1.5V \quad I_D = 0.45 \text{ mA}$$

$$\text{So } I_D < 0.5$$

$$\% \text{ change in } \frac{I_{D_2} - I_{D_1}}{I_{D_1}}$$

$$= 0.45\text{mA} - 0.50\text{mA} / 0.5$$

$$= -0.05\text{mA}$$

$\therefore 50\%$  decrease  
9.2%

7] Repeat previous problem when fixed  $V_{GS}$  is used then find the req. value of  $V_{GS}$  to get a DC biased current  $I_D$  of 0.5 mA but with first device parameters as  $V_t = 1V$ ,  $k_n(w) = 1\text{mA/V}^2$


also determine (% change) in  $I_D$ , when the first MOS is replaced by second one with  $V_t(1.5)V$

→ Find  $R_{G1}, R_{G2}, R_s, R_D$

Thumb rule (Assume)

like previous.

$$V_{GS} = 2V$$



$$V_t = 1.5V, I_{D_2} = \frac{1}{2} C \sigma n k_n \left(\frac{w}{L}\right) (V_{GS} - V_t)^2$$

$$= \frac{1}{2} (1) (4 - 1.5)^2$$

$$= \frac{1}{2} \times \frac{1}{4}$$

$$I_{D_2} = 0.125 \text{ mA}$$

$$\gamma_{\text{change}} = \frac{I_{D2} - I_{D1}}{I_{D1}}$$

$$= \frac{0.125 - 0.50}{0.5}$$

$\therefore 75\% \text{ decrease}$

so this method biasing is also not efficient


### Problems on DC MOSFET

16/10/18

- (a) Let  $Q_1$  &  $Q_2$  have  $V_t = 0.6V$ ,  $\mu_n C_{ox} = 200 \mu A/V^2$ ,  $L_1 = L_2 = 0.8 \mu m$ ,  $w_1 = 8 \mu m$  & the channel length modulation  $\lambda = 0$ .

(a) Find the value of  $R_1$  to establish the current of  $0.2 \text{ mA}$  in  $Q_1$ .

(b) Find  $w_2$  & new value of  $R_2$  so that  $Q_2$  operates in the saturation region with the current of  $0.5 \text{ mA}$  and drain voltage of  $1V$ .



$Q_1$  is diode connected

MOSFET so  $V_{GS} = V_D$ ,  $V_S = 0$

$$i_{D1} = \frac{1}{2} k' n \left( \frac{w}{L} \right) (V_{GS} - V_t)^2$$

$$0.2m = \left( \frac{100}{0.8} \right) \mu (V_{GS} - 0.6)^2$$

$$V_{GS} = 1.047 \text{ V}$$

$$V_{GS1} = V_{DS1} = V_D - V_{S1}$$

$$1.047 = V_D - 0$$

$$V_D = 1.047 \text{ V}$$

KVL

$$R_{1,2} = \frac{V_{DD} - V_D}{I_D}$$

$$I_D$$

$$= 3 = 1.047$$

$$R_{1,2} = 9.7 \text{ k}\Omega$$

Case II: Assume  $V_{GS1} = V_{GS2}$  & it is in saturation

$$I_{D2} = \frac{W}{L} k_n \left( \frac{w}{L} \right) (V_{GS} - V_t)^2$$

$$0.5 = \frac{1}{2} (200 \mu) \left( \frac{w}{0.8 \mu} \right) (1.047 - 0.6)^2$$

$$4 = w (0.12)$$

$$w = 33.3 \mu\text{m}$$

$$R_2 = \frac{V_{DD} - V_{D2}}{I_{D2}} = 4 \text{ k}\Omega$$

? The N-mos transistor used in following circuit is having  $V_t = 1V$ ,  $N_{incon} = 120 \mu A/V^2$ .  
 $N_{incon} = 120 \mu A/V^2$   
 $\lambda = 0$   
 $L_1 = L_2 = 1 \mu m$ . ( $w_1$  &  $w_2$ )

Find the required values of gate widths for each of  $Q_1$  &  $Q_2$  when the value of  $R$  to obtain the voltage & current values as indicated in figure.

→

$$w_1 = ?$$

$$w_2 = ?$$

From fig

①

$$i_D = \frac{1}{2} (120 \mu) \left(\frac{w_1}{L}\right) (1.5 - 1)$$

$$2 \times 120 \mu = 120 \mu (w_1) (0.5)^2$$

$$\boxed{w_1 = 8 \mu m}$$

②

Now find  $w_2$

$$w_2 \quad V_{G2} = V_{D2} = 3.5V$$

$$V_{S2} = 11.5V \quad (\text{from fig})$$

$$V_{GS2} = V_{D2} - V_{S2} = 12V$$

~~$$i_D = \frac{1}{2} (120 \mu) \left(\frac{w_2}{L}\right) (2 - 1)^2$$~~

$$(3) \quad R = \frac{V_{DD} - V_{D2}}{i_{D2}(\mu)}$$

$$\boxed{w_2 = 2 \mu m}$$

$$\boxed{R = 12.5 k\Omega}$$




(10) The NMOS transistors used in following ckt have  
 $V_t = 1V$ ,  $\mu_{ncon} = 120 \mu A/V^2$ ,  $\gamma = 0$ ,  $L_1 = L_2 = L_3 = 1\mu m$ .  
 Find the eq. values of gate width for each of the transistors to obtain  $V_E$  &  $I$  values as indicated in fig.

$$\rightarrow w_1 = ?$$

$$V_{G1} = 5V$$

$$V_{S1} = 3.5$$

$$V_{DS1} = V_{GS1} = 5 - 3.5 \\ = 1.5V$$



$$i_D = \frac{1}{2} (120 \mu) \left( \frac{w_1}{1\mu} \right) (1.5 - 1)^2$$

$$w_1 = 2 \times 4 = 8 \mu m$$

$$w_2 = 2 \mu m \quad (\text{previous step})$$

$$w_3 = ?$$

$$V_{DS3} = 1.5V = V_{GS3}$$


$$i_D = \frac{1}{2} (120 \mu) \left( \frac{w_3}{1\mu} \right) (1.5 - 1)^2$$

$$w_3 = 8 \mu m$$

⑫ Analyze the following circuit to determine the voltages at all nodes & the current through all branches given that  $V_t = 1V$ ,  $k_n(\omega) = 1 \text{ mA/V}^2$ . Neglect the channel length modulation effect.

$\rightarrow I_D, V_D, V_S, V_G, ?$

$$V_G = \frac{10 \times R_{G_2}}{R_{G_1} + R_{G_2}} \\ \dots = 5V$$



$$V_S = ?$$

$$V_{GS} = V_G - V_S$$

$$V_{GS} = 5 - 6kI_D$$

$$i_D = \frac{1}{2} k_n(\omega) \left( V_{GS} - V_t \right)^2$$

$$i_D = \frac{1}{2} (1) [5 - 6kI_D - 1]^2$$

$$2i_D = (5 - 1 - 6kI_D)^2$$

$$\sqrt{2}i_D = 4 - 6kI_D$$

$$i_D = 0.88 \text{ mA}$$

$$i_D = 0.5 \text{ mA}$$

$$V_{GS} = 5 - 6I_D$$

$$= -0.34V$$

$$V_{GS} = 5 - 3$$

$$= 2V$$

$$V_S = 6I_D = 3V$$

$$V_{DS} = V_D - V_S = 10 - 3 = 7V$$

$$V_D = 10 - 6I_D - 3$$

$$\therefore V_{DS} = 6V$$

$$\therefore V_{DS} = 4V$$

Q11) In the previous example what is the largest value  $V_D$  can have while transistor remains in saturation mode.

Condition:  $V_{DS} \geq V_{GS} - V_T$

$$V_{DS\min} = V_{GS} - V_T$$

$$V_{D\min} - V_S = V_G - V_S - V_T$$

$$V_{D\min} = V_G - V_T$$

$$= 4V$$

$$R_{D\max} = \frac{V_{DD} - V_{D\min}}{I_D}$$

$$= \frac{10 - 4}{0.5}$$

$$= 12 \Omega$$

? Redesign - the circuit of previous example for following requirements -

$$V_{DD} = +5V$$

$$i_D = 0.32 \text{ mA}$$

$$V_S = 1.6V$$

$$V_D = 3.4V$$


with a 1  $\mu$ A current through the voltage divider  $R_{G1}, R_{G2}$ , assume the same MOSFET, with  $V_t = 1V$ ,  $K_n(\omega) = 1 \text{ mA/V}^2$ ,  $\lambda = 0$ .

$$\rightarrow V_G = ?$$

$$i_D = \frac{1}{2} (1m) (V_G - 1.6 - 1)^2$$

$$\sqrt{0.64} = V_G - 2.6$$

$$V_G = 3.4V$$



$$V_{GS} = 3.4 - 1.6$$

$$= 1.8V$$

$$R_{G1,0}$$

$$V_G = \frac{V_{DD} \cdot R_{G2}}{R_{G1} + R_{G2}}$$

$$1.8 = \frac{5 R_{G2}}{R_{G1} + R_{G2}}$$

$$R_{G1} + R_{G2}$$

$$3.4 R_{G1} = 1.6 R_{G2}$$

$$R_{G1} = 1.6 M\Omega$$


$$R_{G2} = 3.4 M\Omega$$

$$R_D = \frac{V_{DD} - V_D}{I_D}$$

$$= 5 \text{ k}\Omega$$

$$R_S = \frac{V_S}{I_D} = 5 \text{ k}\Omega$$

?) PMOS shown has  $V_T = -0.7V$ ,  $\mu_p C_{ox} = 60 \mu\text{A/V}^2$ ,  $L = 0.8 \mu\text{m}$ ,  $\epsilon_F = 0$ . Determine  $w$  &  $R$  in order to establish drain current of  $115 \mu\text{A}$  &  $V_D = 3.5V$ .



$$w = \frac{115 \times 2 \times 0.8}{60 \times (4 \times 84) (0.64)}$$

$$w = 5.5 \mu\text{m}$$

$$0.736 \mu\text{m} \parallel 1.96 \mu\text{m} \parallel \text{Ans } (4.79 \mu\text{m})$$

$$R = \frac{V_D}{I_D} = \frac{3.5}{115 \mu} = 30.4 \text{ k}\Omega$$

2) Design following enhancement type PMOS ckt operated in saturation with  $i_D = 0.5 \text{ mA}$ ,  $V_D = +3 \text{ V}$ ,  $V_t = -1 \text{ V}$ ,  $K_p(w/L) = 1 \text{ mA/V}^2$

→ Ans:


$$V_{GS} = -2 \text{ V}$$

$$V_G = 3 \text{ V}$$

$$R_{G1} = 2 \text{ M}\Omega$$

$$R_{G2} = 3 \text{ M}\Omega$$

$$R_D = 6 \text{ k}\Omega$$



$$i_D = \frac{1}{2} (1 \text{ m}) (V_{GS} + 1)^2$$

$$\frac{V_G + 1}{2} \text{ m} = \frac{1}{2} \text{ m} (V_{GS} + 1)^2$$

$$V_{GS} = -2 \text{ V}$$

For PMOS you  
should take  
- negative

$$V_S = 5 \text{ V}$$

$$V_{GS} = V_G - V_S$$

$$-2 + 5 = V_G$$

$$V_G = 3 \text{ V}$$

$$R_{G1} = \frac{5 - 3}{5 \text{ m}} = \frac{3}{5 \text{ m}} = \frac{5 \times R_{G2}}{R_{G1} + R_{G2}}$$

$$3R_{G1} = 2R_{G2}$$

$$R_D = \frac{V_D}{i_D} = \frac{3}{0.5} = 6 \text{ k}\Omega$$

$$R_{G1} = 2 \text{ M}\Omega$$

$$R_{G2} = 3 \text{ M}\Omega$$

(b) What is largest value of  $R_D$  that will maintain pmas still in saturation

$$V_{DS} \leq V_{GS} - V_t$$

$$V_{DS\max} = V_{GS} - V_t$$

$$V_{D\min} - V_S = V_G - V_S - V_t$$

$$\begin{aligned} V_{D\max} &= V_G - V_t \\ &= 3 + 1 \end{aligned}$$

$$\boxed{V_{D\max} = 4V}$$

$$R_{D\max} = \frac{V_{D\max}}{I_D}$$

$$= 8 \text{ k}\Omega$$


3. Biasing using a drain-to-gate feedback resistor.

$$\rightarrow V_S = 0, V_D = V_G$$


$$V_{DS} = V_{GS} = V_{DD} - I_D R_D$$

$$V_{DD} = V_{GS} + I_D R_D \quad \text{--- (1)}$$

MOSFET is in satn.



$$I_D = \frac{1}{2} k_n \left( \frac{W}{L} \right) (V_{GS} - V_t)^2 \quad \text{--- (2)}$$



- We connected  $R_d$  to want high i/p impedance, since  $I_D$  is very high, potential at gate & source is same.

$$V_{OS} = V_{GS}$$

Since it is diode connected mos, it is in satn.

$$V_{DD} = V_{GS} + I_D R_D$$

if  $I_D \uparrow$ , to compensate  $V_{GS} \downarrow$   
 if  $V_{GS} \downarrow$ ,  $I_D \downarrow$

That is how will maintain Q point in sat.

NOTE: In real, there is no use of  $R_s$  much, then it can be shaded.


If voltage source is applied, it can act as amplifier

D to G

- Q) Design gate-to-drain feedback resistor, its value is b/n D and G is very high resistance & the DC drain current required is of 0.5 mA  
Assume  $V_{DD}$  of +5V &  $k_n(w) = 1 \text{ mA}/V^2$

$$V_t = 1 \text{ V} \quad \epsilon_r \quad \lambda = 0.$$

$$\rightarrow I_D = 0.5 \text{ mA}$$



$$I_D = \frac{1}{2} k_n(w) (V_{GS} - V_t)^2$$

$$0.5 \text{ mA} = \frac{1}{2} k_n(w) (V_{GS} - 1)^2$$

$$\frac{1}{2} = V_{GS} - 1$$

$$V_{GS} = 2 \text{ V}$$


$$R_D = \frac{V_{DD} - V_D}{I_D} = \frac{5 - 2}{0.5 \text{ mA}} = 6 \text{ k}\Omega$$

#### (4) Biasing using a constant current source.


Biasing a const current source at source terminal, here also a large value of  $R_S$  is used, so that it offers a high resistance to signal connected to gate.

Value of  $R_S$  will decide  $V_D$ .

value of  $V_D$  will decide if signal is distorted  
So by fixing  $I_s$ ;  $I_s = I_s = I_D$ .



Current mirror: dkt to generate that const current



Assume  $k_n (f_{L1})$ ,  $V_t = Q_1 \& Q_2$  are equal.

Case 1:  $\left(\frac{w}{L}\right)_1 \neq \left(\frac{w}{L}\right)_2$

$$I_{D_1} = I_{REF} = \frac{1}{2} k_n' \left(\frac{\omega}{L}\right)_1 (V_{GS_1} - V_t)^2$$

$$I_{D_2} = I_g = \frac{1}{2} k_n' \left(\frac{\omega}{L}\right)_2 (V_{GS_2} - V_t)^2$$

$$V_{GS_1} = V_{GS_2} = V_{GS}$$

$$I_{REF} = \frac{1}{2} k_n' \left(\frac{\omega}{L}\right)_1 (V_{GS} - V_t)^2$$

$$I = \frac{1}{2} k_n' \left(\frac{\omega}{L}\right)_2 (V_{GS} - V_t)^2$$


Current ratio	$\frac{I}{I_{REF}} = \frac{\left(\frac{\omega}{L}\right)_2}{\left(\frac{\omega}{L}\right)_1}$	+
---------------	-----------------------------------------------------------------------------------------------	---

Case 2:  $\left(\frac{\omega}{L}\right)_1 = \left(\frac{\omega}{L}\right)_2$

$\frac{I}{I_{REF}}$	= 1
---------------------	-----

To find value of R in Q,

consider Q,



$$V_{DD} + V_{SS} - V_{DS} - I_{REF} R = 0 \quad \text{--- (1)}$$

$$V_{DS} = V_{GS}$$

$$V_{DD} - I_{REF} R - V_{GS} + V_{SS} = 0$$

$$R = \frac{V_{DD} - V_{GS} + V_{SS}}{I_{REF}} \quad \text{--- (2)}$$


Q) In a current mirror ckt using transistors Q<sub>1</sub> & Q<sub>2</sub>, the length of both channels are equal, but width are elected by  $\frac{w_2}{w_1} = 5$ , design the ckt to obtain I of

$0.5 \text{ mA}$ , given that  $V_{DD} = -V_{SS} = 5 \text{ V}$  &  $K_n(\mu)$ ,

$$= 0.8 \text{ mA/V}^2_{\text{per}}, V_t = 1 \text{ V}, \lambda = 0.$$

(a) What is the voltage at the gates of Q<sub>1</sub> & Q<sub>2</sub>.

(b) what is the lowest voltage allowed at the drain of Q<sub>2</sub> so that Q<sub>2</sub> remains in sat.



$$\frac{I}{I_{REF}} = \frac{(\omega/L)^2}{(\omega/L)^2 + 5} = 5$$

$$I_c = 5 \times I_{REF}$$

$$0.5m = 5 \times 0.5m \times I_{REF}$$

$$I_{REF} = 0.1m$$

$$I_{REF} = \frac{1}{2} K_n \frac{w}{L} (V_{GS} - V_t)^2$$

$$0.1m = \frac{1}{2} \times 0.8/m (V_{GS} - 1)^2$$

$$\frac{1}{2} = V_{GS} - 1$$

$$V_{GS} = \frac{3}{2} V$$

$$V_{GS} = 1.5 V$$

'-' sign of  $V_{GS}$  is already defined as -ve itself so take +ve.

$$\therefore V_{GS} = V_{DS} = V_D$$

$$R = \frac{V_D - V_{DS} + V_{SS}}{I_{REF}}$$

$$= \frac{5 - 1.5 + 5}{0.1 \text{ m}}$$

$$= 85 \text{ k}\Omega,$$

$$(ii) V_{G_1} = V_{G_2}$$

$$V_{GS_1} = 1.5 \text{ V}$$

$$V_{G_1} - V_{S_1} = 1.5$$

$$V_{G_1} = 1.5 + V_{S_1}$$

$$= 1.5 - 5$$

$$\boxed{V_{G_1} = -3.5 \text{ V}}$$

Here -ve is not taken in account

$$(iii) V_{DS} \geq V_{GS} - V_t \quad \text{satn.}$$

$$V_{DS_{min}} = V_{GS} - V_t$$


$$= 1.5 - 1$$

$$V_{Dm} - V_{Sm} = 0.5$$

$$V_{Dm} = 0.5 - 5$$

$$\boxed{V_{Dm_{min}} = -4.5 \text{ V}}$$

## Small signal operation & models



Behaviour of MOSFET in small ac signal, for MOSFET to act as amplifier, it must be in saturation.

### (i) DC bias point

Take  $v_{gs} = 0$ ,

$$I_D = \frac{1}{2} K_n \left( \frac{W}{L} \right) (V_{GS} - V_T)^2$$

$$V_D = V_{DD} - I_D R_D$$

$$V_D \geq V_{GS} - V_T$$

for amplification,

(iii) The signal current in the drain terminal.

For  $v_{gs}$  with same dc voltage  $\rightarrow$  instantaneous value.

$$i_D = \frac{1}{2} k_n' \left(\frac{\omega}{L}\right) (v_{gs} - v_t)^2 \quad \text{--- (1)}$$

$$v_{GS} = v_{gs} + v_{qs} \quad \text{--- (2)}$$

$$i_D = \frac{1}{2} k_n' \left(\frac{\omega}{L}\right) ((v_{gs} + v_{qs}) - v_t)^2$$

$$i_D = \frac{1}{2} k_n' \left(\frac{\omega}{L}\right) (v_{gs} - v_t + v_{qs})^2$$

$$i_D = \frac{1}{2} k_n' \left(\frac{\omega}{L}\right) (v_{gs} - v_t)^2 + k_n' \left(\frac{\omega}{L}\right) (v_{gs} - v_t) v_{qs}$$

$$+ \frac{1}{2} k_n' \left(\frac{\omega}{L}\right) v_{qs}^2$$

non-linear distribution.  
⇒ Harmonic term in signal

This value so be made small  
so that we can ignore it.

$$= \frac{1}{2} k_n' \left(\frac{\omega}{L}\right) v_{qs}^2 \ll k_n' \left(\frac{\omega}{L}\right) (v_g - v_t) v_{qs}$$

$$\text{So, } \frac{v_{gs}}{2} \ll v_{gs} - v_t$$

$$\boxed{v_{gs} \ll 2(v_{ov})} \quad \text{overdrive}$$

or

$$v_{gs} \ll 2(v_{gs} - v_t)$$

$$i_D = I_D + i_d \quad \text{--- } \star$$

$$i_d = k_n \left( \frac{\omega}{L} \right) (V_{GS} - V_T) V_{GS}$$


$$\frac{i_d}{V_{GS}} = k_n \left( \frac{\omega}{L} \right) (V_{DV})$$

termed as

$(g_m)$   $\rightarrow$  small signal transconductance.

$$g_m = k_n \left( \frac{\omega}{L} \right) (V_{DV})$$

Graphical method. To find  $g_m$ .



$$\text{slope} = \frac{\Delta x}{\Delta y} = g_m = \frac{i_d}{V_{GS}}$$

Voltage gain ( $A_v$ ) [How much times it is amplified]

→ Ratio of o/p v by i/p v.

$$V_D = V_{DD} - I_D R_D \quad \text{--- (1)}$$

$$I_D = I_0 + i_d \quad \text{--- (2)}$$

$$V_D = V_{DD} - (I_0 + i_d) R_D$$

$$= V_{DD} - I_D R_D - i_d R_D \quad \text{--- (3)}$$

$$V_D = \underbrace{V_D}_{V_D + v_d} + v_d \quad \text{--- (4)}$$

sum of dc & due to ac source.

$$v_d = -i_d R_D$$

To get i/p voltage in picture.

$$g_m \approx \frac{i_d}{v_{gs}} \Rightarrow i_d = v_{gs} g_m \quad \text{--- (5)}$$

$$\therefore \boxed{v_d = -v_{gs} g_m R_D}$$

$$A_v = \boxed{\frac{v_d}{v_{gs}} = -g_m R_D}$$


Separating the DC analysis of the signal analysis.

- analyze the dc part & then add ac component.

$$i_D = I_D + i_d$$

$$v_D = V_D + v_d$$

Small signal equivalent models




Now we can't consider channel length modulation

$$r_o = \frac{V_A}{I_D}$$

$$I_D = \frac{1}{2} \left( k_n' \frac{w}{L} \right) (V_{GS} - V_T)$$

$$V_A = \lambda \quad \text{for some } \lambda.$$




For, if  $\lambda = 0$


$$V_A = \infty \quad r_o = \frac{\partial V_D}{\partial I_D} = \infty$$



AC equivalent for small signal.



Small signal model :-



$$A_v = \frac{v_o}{v_{gs}} = \frac{v_{ds}}{v_{gs}} = -g_m(v_{gs})(r_0 \parallel R_D)$$

$$A_v = -g_m(r_0 \parallel R_D)$$

Continued in maths book ....

After maths DC

Small signal transconductance.

$$g_m = k_n' \left( \frac{\omega}{L} \right) (V_{GS} - V_T)$$

$$g_m \uparrow \begin{cases} \omega \uparrow \\ L \downarrow \\ V_{GS} \uparrow \end{cases}$$

$$\propto \left[ i_D = \frac{1}{2} k_n' \left( \frac{\omega}{L} \right) (V_{GS} - V_T) \right]$$

$$\downarrow V_D = V_{DD} - i_D R_D$$

So we usually go for  $\omega \uparrow$   
 $L \downarrow$

$$i_D = \frac{1}{2} k_n' \left( \frac{\omega}{L} \right) (V_{GS} - V_T)^2 \quad \textcircled{1}$$

$$\rightarrow k_n' \left( \frac{\omega}{L} \right) = \frac{2i_D}{(V_{GS} - V_T)^2} \quad \textcircled{2}$$

Substitute eq  $\textcircled{2}$  in eq  $\textcircled{3}$

$$g_m = \frac{2i_D}{(V_{GS} - V_T)^2} (V_{GS} - V_T)$$

$$g_m = \frac{2i_D}{V_{GS} - V_T}$$

$$0 < \tau_0 < \infty$$

$$0 > \tau_0 < \infty$$

$$\textcircled{1} = (\tau_0) - K\tau_0$$



$$\Rightarrow \frac{2i_D}{k_n(\omega)} = (V_{GS} - V_t)^2$$

$$\Rightarrow V_{GS} - V_t = \sqrt{\frac{2i_D}{k_n(\omega)}}$$

Substituting in  $g_m$

$$g_m = k_n(\omega) \sqrt{\frac{2i_D}{k_n(\omega)}}$$

$$= \sqrt{2k_n(\omega) i_D}$$


Small signal transconductance

$$g_m = k_n' \left( \frac{w}{L} \right) (V_{GS} - V_t) \quad \text{--- (1)}$$

$$g_m = \frac{2 I_D}{V_{GS} - V_t} \quad \text{--- (2)}$$


$$g_m = \sqrt{2k_n' w} = \sqrt{w} \sqrt{I_D}$$

The T equivalent circuit model




Adding a 2nd current source.

This is not  
affecting only  
terminal  
characteristic



\* Control current source


③ gate & load are current




This also won't  
affect anything.

④ Turning the above model & replacing the control i sources by a resistance

T-model.




T-equivalent model considering channel length modulation



# Single stage MOS amplifiers

- o Common Source amplifier
- o Common Gate amplifier
- o Common drain amplifier

Basic structure using we can build other amplifier.



Qn: Consider the basic structure given in fig where  
 $V_{DD} = -V_{SS} = 10V$  and current  $i = 0.5 \text{ mA}$ ,  $R_G = 4.7 \text{ M}\Omega$ ,  
 $R_D = 15 \text{ k}\Omega$ ,  $V_t = 1.5 \text{ V}$  &  $k_n(\frac{w}{l}) = 1 \text{ mA/V}^2$ , find the  
values of  $V_{ov}$ ,  $V_{GS}$ ,  $V_G$ ,  $V_s$  and  $V_D$   
also calc values of  $g_m$  and  $r_o$  assuming  $V_A = 75 \text{ V}$ ,

$$\rightarrow I_D = \frac{1}{2} k_n(\frac{w}{l}) (V_{GS} - V_t)^2$$

$$0.5 \times 10^{-3} = \frac{1}{2} \times 1 \times (V_{GS} - 1.5)^2$$

$$V_{GS} = 2.5V$$

$$\begin{aligned} V_{OV} &= V_{GS} - V_t \\ &= 2.5 - 1.5 \end{aligned}$$

$$V_{OV} = 1V$$

$$V_G = 0V$$

$$\begin{aligned} V_{GS} &= V_G - V_S \\ &= 2.5V = V_S \end{aligned}$$

$$\begin{aligned} V_D &= V_{DD} - I_D R_D \\ &= 10 - (0.5m)(15k) \\ &= 10 - 7.5 \end{aligned}$$

$$V_D = 2.5V$$

$$V_{DS} = V_D - V_S$$

$$V_{DS} = 2.5 - (-2.5)$$


$$V_{DS} = 5V$$

$$(iii) g_m = \frac{2I_D}{V_{GS} - V_t} = \frac{2(0.5)m}{2.5 - 1.5} = 1mA/V$$

$$r_o = \frac{V_A}{I_D} \quad \text{Early no Hags}$$

$$= 150 k\Omega$$

1) Single stage common source amplifier  
 & derivation of the amplifier parameters.



$C_s$  impedance has to be small, so that it acts as short for ac source. So that all current flowing in source terminal will go to ground.

$$X_C = \frac{1}{2\pi f C} = \infty$$


so for dc it  $\propto C$   
 ac it  $\propto 1/C$

$C_{c1}$  &  $C_{c2}$  are coupling capacitors.


$R_{sig}$  is internal resistance of signal source  
 (A functional generator will have some  $R_{sig}$ )

$C_{c1}$  &  $C_{c2}$  allows all current to flow in ac.

AC equivalent



Small signal equivalent :- small signal model



$$\textcircled{1} \quad R_{in} = R_G$$

$$\textcircled{2} \quad R_{out} = r_o \parallel R_D$$

$$r_o \gg R_D$$

$$R_{out} = R_D$$

$$\text{en} \Rightarrow \frac{1M \times 1k}{1M + 1k} \approx 1k \Omega$$

$$(3) \quad V_{in} = \frac{V_{sig} R_G}{R_G + R_{sig}}$$

$$R_G \gg R_{sig}$$

$$\boxed{V_{in} = V_{sig}}$$

$$(4) \quad V_o = -g_m V_{gs} (r_o \parallel R_o \parallel R_L)$$

$$\boxed{A_v = \frac{V_o}{V_{gs}} = -g_m (r_o \parallel R_o \parallel R_L)}$$

voltage gain

(5) Open circuit voltage gain (remove  $R_L$ )

$$A_{v_o} = -g_m (r_o \parallel R_o)$$

(6) Overall voltage gain

$$G_v = \frac{V_o}{V_{sig}} = \frac{V_o}{V_{in}} \times \frac{V_{in}}{V_{sig}} = \frac{A_v \cdot V_{in}}{V_{sig}}$$

From (3)

$$\frac{V_{in}}{V_{sig}} = \frac{R_G}{R_G + R_{sig}}$$

$$\therefore G_v = A_v \cdot \left( \frac{R_G}{R_G + R_{sig}} \right)$$

$$G_V = \frac{-g_m v_{gs} (r_o \parallel R_D \parallel R_L) \cdot R_g}{R_g + R_{sig}}$$

Ques: Consider common source amplifier with basic structure  $E_p$  with the values already solved in previous problem, find  $R_{in}$ ,  $R_{out}$ ,  $A_{vo}$  with  $E_p$  without  $r_o$  &  $r_{sig}$ . the overall voltage gain  $G_V$  with  $r_o$  taken into account when  $R_{sig} = 10 k\Omega$   
 $R_L = 15 k\Omega$   
 $V_{sig} = 0.4 V_{pp}$

then what is signal at o/p?

→ Consider  $\infty$ . without  $r_o$

$$R_{in} = R_g = 4.7 M\Omega$$

$$R_{out} = R_D = 15 k\Omega$$

$$A_{vo} = -g_m [R_D]$$

$$= -15$$

with  $r_o$

$$R_{in} = R_g = 4.7 M\Omega$$

$$R_{out} = r_o \parallel R_D = 13.64 k\Omega$$

$$A_{vo} = -g_m [R_o \parallel r_o]$$

$$= -13.64$$

Overall voltage gain

$$G_V = -g_m [R_D \parallel r_o \parallel R_L] \frac{R_G}{R_G + R_{sig}}$$


$$= -1m [15 \parallel 150 \parallel 15k] \cdot \frac{4.7M}{4.7M + 10k}$$

$$G_V = -7$$

$$G_V = \frac{V_O}{V_{sig}} \quad V_O = G_V \times V_{sig}$$

$$V_{sig} \quad V_O = -2.8V$$

- 2) Determine Q-point values & voltage gain  $A_V$  for the below circuit given  $R_{G1} = 130M\Omega$ ,  $R_{G2} = 20M\Omega$ ,  $R_D = R_L = 1M\Omega$ ,  $V_T = 1V$ ,  $\mu_n C_{ox} \frac{\pm(w)}{2L} = 10\mu\text{A/V}^2$



$$V_S = 0$$

$$V_G = \frac{V_{DD} \times R_{G_2}}{R_{G_1} + R_{G_2}}$$

$$V_G = 2V$$

$$V_{GS} = 2V$$

$$i_{DG} = \frac{1}{2} k_n (\omega_L) (V_{GS} - V_t)^2$$

$$= 10 \mu A$$


$$i_{DG} = 10 \mu A$$

$$V_{DG} = V_{DD} - i_D R_D$$
$$= 15 - (10 \mu A) 1M$$


$$V_{DG} = 5V$$

Draw ac eq. & small eq. to find voltage gain


Dc equivalent:



AC equivalent



Small signal model



Take  $r_o$  only if channel length modulation is considered.

$$\rightarrow R_{in} \text{ i/p resistance } R_{G1} \parallel R_{G2} = 130 \parallel 120 \\ = 17.33 \text{ M}\Omega$$

$$R_{out} = R_D = 1M\Omega$$

$$A_V = -g_m [R_D \parallel R_L]$$

$$g_m = k_n \left( \frac{W}{L} \right) (V_{GS} - V_t) \\ = 20 \mu (2-1) = 20 \mu \text{A/V}$$

$$A_v = -20H [1 \ 11 \cancel{17} \underline{33}]$$


$$= -20H \left(\frac{1}{2}\right)m$$

$$\boxed{A_v = -10}$$


The common gate amplifier

$C_{C1}$  &  $C_{C2}$  to avoid dc conditions

No bypass capacitor as signal flows to ground




AC equivalent



Small signal model (Replace by  $\pi$ -equivalent)

Since a resistance connected to source.



$i_i$  - intermediate current

# Derivation of amplifier parameters

$$\textcircled{1} \quad R_{in} = \frac{1}{g_m}$$

$$\textcircled{2} \quad R_{out} = R_D$$

$$V_{in} = \frac{V_{sig} \times R_{in}}{R_{in} + R_{sig}}$$

$$R_{in} = \frac{1}{g_m}$$

$$\textcircled{3} \quad V_{in} = \frac{V_{sig} \times 1/g_m}{1/g_m + R_{sig}}$$

$$R_{sig} \ll 1/g_m \quad \text{for } \boxed{V_{in} = V_{sig}}$$

$$V_{in} = \frac{V_{sig}}{1 + g_m R_{sig}}$$

$$\textcircled{4} \quad i_o = i_D = i_i$$

$$C_{Dx} \times i_{i_1} = + V_{in} = - g_m V_{gs} \quad \text{--- } \textcircled{A} \textcircled{B}$$

$$V_D = -i_D (R_D \parallel R_L)$$

$$= - g_m V_{gs} (R_D \parallel R_L)$$

$$AV = \frac{V_D}{V_{gs}} = g_m (R_D \parallel R_L)$$

$$A_{v_o} = g_m R_D$$

$$G_V = \frac{V_o}{V_{sig}} = \frac{V_o}{V_{in}} \times \frac{V_{in}}{V_{sig}}$$

$$= A_{v_o} \times \frac{V_{in}}{V_{sig}}$$

$$G_V = g_m \left[ \frac{R_D || R_L}{1 + g_m R_{sig}} \right]$$

Ex: In a CG amplifier with same basic struc

$\epsilon_p g_m = 1m\text{-A}/\sqrt{2.7}$ ,  $R_D = 15 \text{ k}\Omega$ , determine  
 $R_{in}$ ,  $R_{out}$ ,  $A_V$ ,  $A_{v_o}$  &  $G_V$  for  $R_L = 15 \text{ k}\Omega$  &  
 $R_{sig} = 50 \text{ }\Omega$ .

What will be the overall voltage gain for  
 $R_{sig} = 1 \text{ k}\Omega$ ,  $10 \text{ k}\Omega$  &  $100 \text{ k}\Omega$

→ Ans:  $R_{in} = 1 \text{ k}\Omega$

$R_{out} = 15 \text{ k}\Omega$

$A_V = 7.5$

$A_{v_o} G_V = 7.14$

$A_{v_o} = 15$

$R_{sig} = 1 \text{ k}\Omega$

$G_V = 3.75$

$R_{sig} = 10 \text{ k}\Omega$

$G_V = 0.682$

$R_{sig} = 100 \text{ k}\Omega$

$G_V = 0.07443$