



unit - 01

chap 01 : Diode modeling and applications.

$$V = IR$$

Ideal diode: Forward bias - short circuit

Reverse bias - open circuit

$$I_D = I_S e^{(v_D/nV_T)} \quad \Theta$$

I_D = diode current

v_D = diode voltage

$n = 1$ or 2

V_T = Thermal voltage = 25mV at room temp.

$$V_T = \frac{kT}{q}$$

I_S = Saturation or Scaling current (order of $10^{-15} A$)

Let us assume that a diode ~~carries~~ carries current I_{D1} when its voltage is V_{D1} under forward bias conditions. Let us say changed current of I_{D2} . Thro. that diode when its volt is V_{D2} . Let us use eqn 'A' for this connection.

$$I_{D1} = I_s \cdot e^{\frac{V_{D1}}{nV_T}} \quad \text{--- (1)}$$

likewise

$$I_{D2} = I_s \cdot e^{\frac{V_{D2}}{nV_T}} \quad \text{--- (2)}$$

$$(2) \div (1)$$

$$\frac{I_{D2}}{I_{D1}} = \frac{I_s}{I_s} \cdot e^{\frac{V_{D2}}{nV_T}}$$

$$\frac{I_{D2}}{I_{D1}} = e^{\frac{V_{D2}-V_{D1}}{nV_T}} \quad \text{--- (3)}$$

$$\ln \frac{I_{D2}}{I_{D1}} = \frac{V_{D2}-V_{D1}}{nV_T}$$

$$\ln \frac{I_{D2}}{I_{D1}} = \frac{V_{D2}-V_{D1}}{nV_T} \quad \text{--- (4)}$$

$$\frac{V_{D2}-V_{D1}}{I_{D1}} = nV_T \ln \frac{I_{D2}}{I_{D1}} \quad \text{--- (5)}$$

$$\boxed{V_{D2}-V_{D1} = 2.3nV_T \log_{10} \frac{I_{D2}}{I_{D1}}} \quad \text{volts} \quad \text{--- (6)}$$

when there is decade change in the current for ex.

when $I_{D1} = 1\text{mA}$ then $I_{D2} = 10\text{mA}$. Substituting this in above eqn.
we have change in diode voltage.

$$\boxed{V_{D2}-V_{D1} = 2.3nV_T \cdot 1}$$

$$\boxed{\Delta V_D = V_{D2}-V_{D1} = 2.3nV_T} \quad \text{--- (7)}$$

eqn (7) shows change in diode voltage when there is
decade change in the current.

While designing diode ~~suffer~~ sober this term
will be given as one of it's specification of the
diode.


10/08/2017

Diode Models:

1. An exponential model → Graphical method
→ Iterative method.
2. Piece-wise linear model
3. constant voltage drop or 0.7V drop model
4. An ideal diode model.
5. Small-signal model.

1. Exponential model. (Accurate model).

$$I_D = I_S e^{v_D / n V_T} \quad \text{--- (1)}$$



(1a)

$$V_{DD} = I_D R + V_D \quad \text{--- (2)}$$

$$\left. \begin{aligned} I_D &= \frac{V_{DD} - V_D}{R} \\ \end{aligned} \right\} \quad \text{--- (3)}$$

a) Graphical method




Fig 1(b)

consider eqn ③

$$\text{Let, } I_D = 0.$$

$$V_D = V_{DD} \xrightarrow{\text{cut}} \text{pt (A)}$$

$$\text{Let } V_D = 0.$$

$$I_{D_{\text{sat}}} = \frac{V_{DD}}{R} \xrightarrow{\text{pt (B)}}$$

DC load line.

b) Iterative method:

for complex circuit graphical method of determining V_D & I_D will be tedious & hence this graphical method is used only for simple circuit.

b) Iterative method:

Ex : i) Determine the current I_D & the diode volt. V_D for the circuit shown in fig 1A. when $V_{DD} = 5V$ & $R = 1k\Omega$, assume that diode has the current of 1mA. At a voltage of 0.7V. and it's volt. drop changes by 0.1V. for every decade change in current

Solⁿ:

$$V_{DD} = 5V, R = 1k\Omega, V_D = 0.7V, I_D = 1mA.$$

$$V_D = ?, I_D = ?$$

using eqn ③ let us determine.

$$I_D = \frac{V_{DD} - V_D}{R} = \frac{5 - 0.7}{1000} = 4.3mA.$$

wkt.

(2.3nV_T = 0.1 V/decade)

$$V_{D2} - V_{D1} = 2.3 nV_T \log \frac{I_{D2}}{I_{D1}}$$

$$V_{D2} = 0.7 + 0.1 \times \log \frac{4.3 \text{ mA}}{1 \text{ mA}}$$

$$= 0.7 + 0.063$$

$$\therefore V_{D2} = 0.763 \text{ V}$$

Note: * comparing I_{D1} & I_{D2} values as a diff. is more one off more iteration is req.

$$2^{\text{nd}} \text{ iteration: } I_{D2}' = \frac{V_{DD} - V_{D2}}{R}$$

$$= \frac{5 - 0.763}{1000} = 4.237 \text{ mA}$$

$$V_{D2}' - V_{D2} = 0.1 \times \log \frac{I_{D2}'}{I_{D2}}$$

$$\therefore V_{D2}' = V_{D2} + 0.1 \times \log \frac{I_{D2}'}{I_{D2}}$$

$$V_{D2}' = 0.763 + 0.1 \times \log \left(\frac{4.237}{4.3} \right)$$

$$V_{D2}' = 0.760 \text{ V.}$$

* comparing the values of I_D & V_D of 1st & 2nd iteration
-n. we can say that. diff. is less hence. we can

consider the results of 2nd iteration or final values of I_D & V_D for the circuit shown

$$\therefore \begin{cases} V_D = 0.762 \text{ V} \\ I_D = 4.237 \text{ mA.} \end{cases}$$

- * Other iterative method of determining ideal V_D will be tedious one when no. of iterations are more naturally for complex circuit no. of iteration will increase hence this method is useful. only for simple circuits where no. of iterations are less and we can get accurate values of V_D & I_D .

2. Piece-wise linear model:





fig ② @ V-I characteristics


- * where $V_{D0} = V_r$ = cut-in voltage of the diode.

r = forward resistance.

fig ②(b) piece-wise linear model.



considering the circuit of fig ① @



Applying KV_L to fig 2(c)

$$V_{DD} = I_D R + V_{D0} + I_D r_D \quad \text{--- (a)}$$

$$V_{DD} = I_D (R + r_D) + V_{D0} \quad \text{--- (b)}$$

$$I_D = \frac{V_{DD} - V_{D0}}{(R + r_D)} \quad \text{--- (c)}$$

Ex. considering the ex. taken in the previous model let us determine ideal V_D values when piece-wise linear model parameters are given as. $V_{D0} = 0.65 \text{ V}$, $r_D = 20 \Omega$.

$$\text{Sol: } I_D = \frac{5 - 0.65}{1000 + 20}$$

$$(I_D = 4.26 \text{ mA.})$$

$$V_D = V_{D0} + I_D r_D$$

$$= 0.65 + (4.26 \times 10^{-3})(20) = 0.735 \text{ V}$$

11/08/2017

* comparing I_D & V_D values of piece-wise linear model with iterative analysis. we can say that diff. is less and result of the approx. analysis which is piece wise linear model analysis is better comparing with the iterative analysis.

③ Constant voltage drop volt. model or. 0.7V model.






Fig ③ (a).



③ (b) vi. char.



$$* I_D = \frac{V_{DD} - V_D}{R}$$

consider, same ex. which has taken from the 1st model but it should be noted that under specification of const. volt of 0.7V has to be given then itself will be diode volt. V_D and corresponding current can be determined using eqn.

$$I_D = \frac{V_{DD} - V_D}{R}$$

Hence, diode volt. and diode current are.

$$V_D = 0.7V \text{ (const.)}$$

$$I_D = 4.3mA$$

$$V_{D_0} = 0.7V = V_D$$

$$I_D = \frac{V_{DD} - V_{D_0}}{R} = \frac{5 - 0.7}{1000} = 4.3mA$$

* comparing these results in the previous models we can say that these are not ~~too~~ diff. from the values obtained from previous models.

4. Ideal diode model:






Fig 4(a)



$$I_D = \frac{V_{DD} - V_D}{R} = \frac{5}{1k} = 5 \text{ mA.}$$

$$\text{hence } [V_D = 0 \text{ V}]$$

Problems:


1. For from the following circuit determine the values of I_D & V_D when $V_{DD} = 5V$, and $R = 10k\Omega$ assume that diode has the voltage of 0.7V at 1mA current, and the voltage changes by 0.1V/decade current change.

use (a) Integration method.

(b) Piece wise linear model with $V_{DD} = 5 \text{ V}$

$$B \cdot r_D = 20 \Omega$$

(c) const. volt. drop model with $V_D = 0.3 \text{ V}$.



Solⁿ (a) Iterative method.:

$$V_{D1} = 0.7 \text{ V}, I_{D1} = 1 \text{ mA}$$

1st iteration

$$I_{D2} = \frac{V_D - V_{D1}}{R} = \frac{5 - 0.7}{10 \text{ k}\Omega} = 0.43 \text{ mA}$$

$$V_{D2} - V_{D1} = 2.3 \text{ mV}, \log \frac{I_{D2}}{I_{D1}} =$$

$$V_{D2} - 0.7 = (0.1) \log \left(\frac{0.43 \times 10^{-3}}{0.1 \times 10^{-3}} \right)$$

$$\boxed{V_{D2} = 0.6633 \text{ V}}$$

2nd iteration values. I_{D2} & V_{D2} are much diff. from the values of I_{D1} & V_{D1} . Hence 2nd iteration is required.

2nd iteration:

$$I_{D2}' = \frac{V_{DD} - V_{D2}}{R} = \frac{5 - 0.6633}{10000} = 0.4337 \text{ mA}$$

$$V_{D2}' = V_{DD} + 2.3 n V_T \log \left(\frac{I_{D2}'}{I_{D2}} \right)$$

$$= 0.6633 + (0.1) \log$$


$$(V_{D2}') = 0.6636 V$$

as values of I_{D2} & V_{D2} of 2nd iter. are not much diff from the values obtained from 1st iteration we can consider V_{D2}' & I_{D2}' as the final values of diode volt. & current.

ie $V_D = 0.6636 V$
 $I_D = 0.4332 mA$

(b) piece-wise

$$V_{D0} = 0.65 V, R_D = 20 \Omega$$



$$I_D = \frac{V_{DD} - V_{D0}}{(R + R_D)}$$

$$= \frac{5 - 0.65}{10 k\Omega + 20}$$


$$= 0.434 mA$$

$$V_D = V_{D0} + I_D R_D$$

$$= 0.65 + (0.434 \times 10^{-3})(20)$$

$$\boxed{V_D = 0.6587 \text{ V}}$$

(c)



$$V_D = 0.7 \text{ V}$$

$$V_D = I_D = \frac{V_{DD} - V_{D0}}{R} = \frac{5 - 0.7}{10 \text{ k}\Omega}$$


$$= 0.43 \text{ mA.}$$

$$V_D = 0.7 + (0.43 \times 10^{-3})$$

$$\boxed{V_D = 0.7 \text{ V}}$$

(2)

Design the following circuit to provide an o/p volt. of 2.04 V. assume that the diodes available have 0.7 V drop at 1mA current and $\Delta V = 0.1 \text{ V}/\text{decade current change}$.



Solⁿ. $V_{D1} = 0.7V$, $I_{D1} = 1mA$, $\Delta V = 2.3mV_T = 0.1$

$$V_D = \frac{-V_0}{3} = \frac{2.4}{3} = 0.8V$$

$$V_{D2} - V_{D1} = 2.3mV_T \log \frac{I_{D2}}{I_{D1}}$$

$$(0.8 - 0.7) = 0.1 \log \frac{I_{D2}}{I_{D1}}$$

$$0.1 = 0.1 \log \frac{I_{D2}}{I_{D1}}$$

$$10 = \frac{I_{D2}}{1mA}$$


$$\boxed{I_{D2} = 10mA}$$

Let V_R be the volt. across the resistor.

$$V_R = 10 - V_0 = 10 - 2.4 \\ = 7.6V$$

$$R = \frac{V_R}{I_{D2}} = \frac{7.6}{10mA} = 760\Omega \text{ or } 0.76k\Omega$$

3)



$$\text{Soln. } V_{D1} = 0.7V, \quad I = 1\text{mA.} \quad \Delta V_D = 2.3mV = 0.1$$

$$V_{D2} = V_D = \frac{2.4}{3} = 0.6V$$

$$V_{D2} - V_{D1} = 2.3mV \log \frac{I_{D2}}{I_{D1}}$$

$$0.6 - 0.7 = 0.1 \log \frac{I_{D2}}{I_{D1}}$$

$$\alpha_1 = \log \frac{I_{D2}}{I_{D1}}$$

$$I_{D2} = 0.010.1\text{mA}$$

$$V_R = 10 - V_D = 10 - 2.4$$

$$= 7.6V.$$


$$R = \frac{V_R}{I_{D2}} = \frac{7.6}{0.1\text{mA}} = 76k\Omega$$

14/08/12

Date : / /

Page No.:

1) consider the diode shown in fig. as junction area 100x larger than diode which are being used in the previous case where $V_D = 0.65V$ & $R_D = 20\Omega$. If we approx. characteristic such a way that current is increasing 100x. then how are the model parameters V_{D0} & R_D will change.



$$\text{Soln: } V_{D0} = 0.65V, \quad R_D = 20\Omega.$$

$$V = IR$$

$$V_{D0} = 0.65$$

$$r_D' = \frac{r_D}{100} = \frac{20}{100}$$

$$= 0.2\Omega$$

As per the data given increased jn. area of 100x
will decrease it's resistance let us denote this resis. by
 r' and he said that VI chara. is in such a way that
it's current carrying capacity is also increased by 100x
hence as per this diagram. using ohm's law. $V = RI$.
cut-in volt. V_{D0}' will remain same as V_{D0} but

$$r_D' = \frac{R_D}{100} = \frac{20}{100} = 0.2\Omega,$$

5) Small signal model of the diode:

when a diode is used in a circuit with the dc bias along with an AC signal which has been super imposed on this DC then for this AC signal the equivalent model of the diode. when signal variation is small is called as small signal model of diode before determining this small signal model the DC model. A O-V model is used here for simplicity. The circuit dia. is shown in below fig 4 corresponding V-I charac. is also shown in follow. fig. along with small signal.

For simplicity the series resistance 'R' is not considered in the follow. circuit.




fig ①(a)

In the absence of instantaneous small signal $v_{d(t)}$ in $v_{d(t)} = 0$.


then volt. V_D appears across the diode and this will be the DC volt. of the diode.

r_d : ac resis.

r_D : DC resis.

Date : / /

Page No.:



Small signal analysis:

w.r.t

$$I_D = I_S e^{V_D/nV_T} \quad \text{--- (1)}$$

V_D total inst. diode volt.

$$V_D(t) = V_0 + v_d(t) \quad \text{--- (2)}$$

then,

total instantaneous diode current:

$$i_{D(t)} = I_S e^{V_0/nV_T + v_d(t)/nV_T} \quad \text{--- (3)}$$

Substituting (2) & (3)

$$i_{D(t)} = I_S e^{(V_0 + v_d(t))/nV_T}$$

$$= I_S e^{V_0/nV_T} \times e^{v_d(t)/nV_T}$$

$$i_{D(t)} = I_D e^{v_d(t)/nV_T} \quad \text{--- (4)}$$

Let us consider the term $e^{v_d(t)/nV_T}$, expand it using Taylor's series.

$$\text{Taylor's series: } e^x = 1 + \frac{x}{1!} + \frac{x^2}{2!} + \dots$$

Date: / /

Page No.:

$$e^{\frac{v_{d(t)}}{nV_T}} = 1 + \frac{v_{d(t)}}{nV_T} + \left(\frac{v_{d(t)}}{nV_T} \right)^2 + \dots$$

in this case instantaneous signal $v_{d(t)}$ is a small signal for ex. say $v_{d(t)} = 0.01 \text{ V}$. then in the Taylor's expansion when square of this term is taken it's value will be negligible hence we neglect square term in this series so that.

$$e^{\frac{v_{d(t)}}{nV_T}} = 1 + \frac{v_{d(t)}}{nV_T} \quad \rightarrow \textcircled{6}$$

Substituting \textcircled{6} in \textcircled{5} we get:

$$\overset{o}{i}_{d(t)} = \left[\overset{o}{i}_{D(t)} = I_D \left\{ 1 + \frac{v_{d(t)}}{nV_T} \right\} \right] \rightarrow \textcircled{7}$$

$$\overset{o}{i}_{D(t)} = I_D + \overset{o}{i}_{d(t)} \rightarrow \textcircled{8}$$

considering $\overset{o}{i}_{d(t)}$ term of eqn \textcircled{7} & \textcircled{8}

$$\overset{o}{i}_{d(t)} = \frac{I_D \cdot v_{d(t)}}{nV_T} \rightarrow \textcircled{9}$$

$$\therefore \overset{o}{i}_{d(t)} = g_m : \text{small signal conductance} = \frac{I_D}{nV_T} \quad \text{of the diode} \rightarrow \textcircled{A}$$

My


$$\frac{v_{d(t)}}{i_{d(t)}} = r_d : \text{small signal resistance} = \frac{nV_T}{I_D} \quad \rightarrow \textcircled{B}$$

Note: 0

As seen. From eqn (B) from incrementing. resistance of diode →

→ depends upon dc bias component of diode I_0 along with values of $n \& V_T$

i) The following fig give small signal model of diode



Limiting circuits and clipping circuit.

Limiting circuits.

1. Unbiased

2. biased.

i) Unbiased clipping circuit:

In these clipping circuits

reference volt. which is denoted as V_B , which is exten
-al dc source connected with the diode will be zero.
and it is assumed that diode has $0.7V$ cut-in volt
with a forward resistance $R_f = r_D = 0$, the following
 $\& R_s = \infty$

for these unbiased clipping cirts.

(i) Positive clipping circuit.






fig 1 @



i/p & o/p
waveforms.



Transfer char. curve.

17/08/13

Date : / /

Page No.:


2) Negative clipping circuit.

Fig 2(a)








Fig 2(b)




transfer characteristics.

3) Combination clipping.

3 a




3 (b) waveforms.





3(c). transfer characteristics.




Clipping circuit when diode is used as (a) shunt element
 (2 circ)
 and (b) as series element. (2 circ)

(a) Clipping circuit when diode is used as shunt element





(c) transfer



Q).







fig 2.a. Circuit diagram.





(b) waveforms



(c) transfer char.

Ques

clipping at 2 independent levels. (ideal diodes)





I/P condition	$V_o(t)$	Diode condition.
1) when $V_m < V_{R1}$	$V_o = V_{R1}$	$D_1 = \text{ON} ; D_2 = \text{off}$
2) $V_{R1} < V_m < V_{R2}$	$V_o = V_m(t)$	$D_1 = \text{off} ; D_2 = \text{off}$
3) $V_m > V_{R2}$	$V_o = V_{R2}$	$D_1 = \text{off} ; D_2 = \text{ON}$

numericals on clipping circuit.

1. For the following diode clipping circuit & draw i/p & o/p waveforms for.

a) $R = 100\Omega$, b) $R = 1k\Omega$, c) $R = 10k\Omega$ for V_i -


$V_i = 20 \sin \omega t$, $V_R = 10V$, $R_f = 100\Omega$, $P_f = \infty$, $V_y = 0V$.



SOP: case i: $V_m < V_R = 10V$;

$$V_o = V_i(t)$$

case ii: $V_m > V_R = 10V$; forward biased.



$$V_o = \frac{V_i(t) - V_R}{R + R_f}$$

$$V_{o(H)} = IR_f + V_B \quad \text{--- (2)}$$

$$(a) \quad V_{o(H)} = \left(\frac{V_i - V_R}{R + R_f} \right) \cdot R_f + V_B$$

$$= \left(\frac{20 - 10}{800} \right) 100 + 10$$



$$(V_{o(H)} = 15V)$$



$$(b) \quad V_{d(H)} = \frac{(20 - 10) \times 100 + 10}{1100}$$

$$= 10.9V$$


$$(c) \quad V_{o(H)} = \frac{20 - 10}{(10000 + 100)} \times 100 + 10$$

$$= 10.099V$$






2. Sketch the steady state o/p waveform for the following circuit indicating max., min., and constant portions assume $R_f = 2M\Omega$; $R_g = 0$; $V_r = 0$. i/p is 5kHz square wave varying betw. +10V to -10V -10V.



SOP: when $V_{in(t)} = +10V$; Q is reverse biased and it's resist once $R_f = 2M\Omega$.

\therefore The equivalent circuit is





$$I = \frac{V_{in} - V_B}{R_s + R} = \frac{10 - 2.5}{3M}$$

$$= 0.5 \mu A.$$

$$o/p \text{ volt. } V_o = IR$$

$$= 0.5 \mu A (2.5 \times 1 \times 10^6 \times 10^{-6}) + 2.5$$

$$= 2.5 V_T + 5 V_H$$





(b) when \$V_{in} = -10V\$:

'D' is forward biased ; Jt's circuits are short

$$\therefore V_o = V_{in} = -10V$$

3. Sketch the o/p volt. waveform over the i/p volt. for the circuit shown below given that the i/p varies linearly from 0 to 150V. assume ideal diodes.



Soln: (i) $I = \frac{-100 + 25}{(200 + 100) \cdot 10^3}$ when $V_{in} < 25V$.

$$I = -0.25 \text{ mA}$$

$$\begin{aligned} V_o &= I(200 \times 10^3) + 100 \\ &= -50 + 100 \\ &= 50 \text{ V} \end{aligned}$$

(ii) when $V_{in} > 25V, V_{in} < 100V$, D_1 & D_2 are forward bias.




$$V_{o(t)} = V_{in(t)}$$

(iii) when $V_{in} > 100V$,


D_1 is on, D_2 is off.


$$\therefore V_{o(t)} = 100V$$

- 4). The i/p to the ballo. circuit is square wave making excursion betn +20V & -5V with equal +ve & -ve intervals plot o/p waveform assume ideal diode.




- 5). Draw the o/p waveform for the ballo. circuit
assume $R_f = 0$, $R_i = \infty$, $V_T = 0.7V$





Solⁿ: Eq circuit.



when $V_{in} \geq 6V$.

D_1 is forward biased.

when $V_{in} \geq -8V$

D_2 is forward biased

for DC - $T(\text{time}) = \infty$

$$j = \frac{1}{T} = 0$$

$$X_C = \frac{1}{j\omega C} = \infty \text{ open circuit.}$$

Date : / /

Page No.:

23/08/12

Clamping circuits - (DC Clamper or DC-Insertion)

Unbiased :

1) Positive clamping circuit [Ideal diode].




Fig 1 (a) circuit diagram







Fig 1 (b) waveforms


during -ve half cycle:





during +ve



2. Negative clamping circuit




2(a) circuit diagram



2(b) waveform.

Ex. (a) for square wave form:



V_{in}

+6

+6

V_{out}





+10V

t


t

Determine



Biased clamping circuit



(negative)



2) Positive clamping circuit.




Home work:





consider Square wave as the i/p and draw the circuits.

H.W

i). Biased clamping circuit:

(i) Positive





c/c = closed circuit



o/c = open

Date : 11 /

Page No.:

Problems.


- 1) Determine V_o for the following circuit



Soln. during -ve half cycle.

$$V_{in(-)} = -20V.$$

$$V_c = 25V.$$




$$V_{pp} = 35 - 5 = 30V.$$

$$V_o = \frac{V_{pp}}{2}.$$

$$V_R = -5V$$


$$V_c = V_{in} + V_R.$$

during +ve half cycle.




$$V_o = V_{in} + V_c = 35$$


case ii)



during negative half cycle






during +ve half cycle.






Voltage Doubler using Diodes.

(A)

Note: when $V_{in} = V_m$, $V_{out} = -2V_m$.

$v_{in(t)}$ 

B) when $v_{in} = V_m > V_o = 2V_m$


 v_{in} 

88/08/17

Date : / /
Page No.:

Chapter 02 BJT Applications

Biasing \rightarrow Q-point \rightarrow Load line



Biasing is required to turn on the device so that it operates in the linear region of its charac. It is called as "active" region.

Q-point op.-pt. is intersection of dc-load line in the o/p char. curve

This Q-point has to be located at the centre of active region so that faithful amplification is obtained

Faithful ampl. is the amplification by an active device without changing its wave shape.

i.e. if sine wave is given as an i/p for the ampl. o/p should also be a sine wave & in an amplified form i.e. the o/p wave shape has to be same as

the i/p.

Biasing techniques [CE-configuration].

1. Fixed biasing or Base resistor method.
2. Emitter resistor method.
3. collector to base feedback resistor method
4. Voltage divider biasing techniques (universal biasing technique).


$$I_c = \beta I_B + (1 + \beta) I_{CBO} \quad \text{--- ①}$$

$I_{CBO} = I_{CO}$ = collector leakage current.

$$I_{CEO} = (1 + \beta) I_{CBO} \quad \text{--- ②}$$

~~* Sequence of events occurring in a transistor which leads to thermal runaway.~~

~~Thermal runaway is self destruction of an unstabilised transistor when there is an increase in the temp.~~



Note: To avoid thermal runaway, diff. types of biasing are used.

Date: / /

Page No.:

Derivation of General eqn for stability factor (S_{Ico})

$$S_{Ico} = \frac{1 + \beta}{1 - \beta \left(\frac{dI_B}{dI_C} \right)}$$

V_{BE} , β = constant

$$S_P = \frac{1 + \beta}{1 - \beta \left(\frac{dI_B}{dI_C} \right)}$$

V_{BE}, I_{Co} const

$$S_{V_{BE}} = \frac{1 + \beta}{1 - \beta \left(\frac{dI_B}{dI_C} \right)}$$

I_{Co}, β const

w.r.t. I_C $I_C = \beta \cdot I_B + (1 + \beta) I_{Co}$ — (1)

Differentiating above eqn w.r.t. I_C

$$\frac{dI_C}{dI_C} = \beta \frac{dI_B}{dI_C} \rightarrow (1 + \beta) \frac{dI_{Co}}{dI_C} \rightarrow (2)$$

$$1 \rightarrow \frac{dI_{Co}}{dI_C} = 1 - \beta \left(\frac{dI_B}{dI_C} \right)$$

$$S_{Ico} = \frac{dI_C}{dI_{Co}} = \frac{1 + \beta}{1 - \beta \left(\frac{dI_B}{dI_C} \right)}$$

β, V_{BE} const

This is general eqn for S_{Ico} .


Voltage divider Biasing technique

1.) Using approx. method. { Here, usually β = unknown }

2.) Using accurate methods

1) Using approximate method :

Analysis using



Analysis: here, Base curr. I_B is neglected for simplicity
so that $I_E \approx I_C \quad \text{--- (1)}$

looking at the cir-diagram we can say that

$$I_E = I_B \quad (\text{I}_B = 0) \quad \text{--- (2)}$$

$$\therefore I_E = \frac{V_{cc}}{R_1 + R_2} \quad \text{--- (3)}$$

$$\textcircled{1} \quad V_2 = I_E R_2 \quad \text{or} \quad I_E = \frac{V_2}{R_2}$$

$$\therefore \boxed{V_2 = \frac{V_{cc}(R_2)}{R_1 + R_2}}$$

Applying KVL to ABCDA.

$$V_s = V_{BE} + I_E R_E \quad \text{--- (7)}$$

$$= V_{BE} + I_C R_F$$


$$I_C = \frac{V_s - V_{BE}}{R_E} \quad \text{--- (7)}$$

Applying KVL to O/P loop.

$$V_{CC} = I_C R_C + V_{CE} + I_E R_E \quad \text{--- (8)}$$

$$\text{SOL} \quad I_E = I_C$$

$$V_{CC} = I_C (R_C + R_E) + V_{CE} \quad \text{--- (9)}$$



Consider eqn '9' and let us put $V_{CE} = 0$

$$I_C = \frac{V_{CC}}{(R_C + R_E)} \quad \text{--- Pt A}$$

$$\text{let } I_C = 0$$

$$V_{CE} = V_{CC} \quad \text{--- Pt B}$$

DC load line

a) Analysis using accurate method







Fig 2.a





(e) Thevenin's equivalent ckt. to the i/p section

Analysis: Apply KVL to the i/p loop.

$$V_{Th} = I_B R_{Th} + V_{BE} + I_E R_E$$

$$\text{Sub: } I_E = (1+\beta) I_B$$

$$\boxed{I_B = \frac{V_{Th} - V_{BE}}{R_{Th} + (1+\beta) R_E}} \quad \text{--- (A)}$$

$$\boxed{I_c = \beta I_B}$$

Apply KVL to o/p loop

$$\therefore V_{cc} = I_C R_C + V_{CE} + I_E R_E \quad \text{--- (4)}$$

neglecting I_B , $\underline{I_E \approx I_C}$

$$V_{cc} = I_C R_C + V_{CE} + I_E R_E \quad \text{--- (5)}$$

$$I_C = \frac{V_{cc} - V_{CE}}{R_C + R_E}, \quad V_{CE} = V_{cc} - I_C (R_C + R_E) \quad \text{--- (6)}$$

$\therefore Q_{pt} (V_{CEQ}, I_{CO})$.


considering eqn ⑤ & $V_{CC} = I_C (R_C + R_E) + V_{CE} \rightarrow ⑥$

we can draw dc-load line by putting $I_C = 0$ in the upper eqn.

$$V_{CE} = V_{CC} \xrightarrow{\text{cutoff}} pt(A).$$

$$\text{Put } V_{CE} = 0.$$

$$I_C = \frac{V_{CC}}{R_C + R_E} \xrightarrow{\text{sat}} pt(B)$$



'DC load line.'


Derivation of S_{ICo} for this biasing ckt.

we know that,

$$\frac{S_{ICo}}{\beta \cdot V_{BE}^{(w.m.)}} = \frac{1 + \beta}{1 - \beta \left(\frac{dI_B}{dI_C} \right)} \rightarrow ⑦$$

$$S_{I_{C0}} = \frac{dI_C}{dI_{C0}}$$

Date : / /
Page No.:



$$V_{Th} = \frac{V_{CC} \cdot R_2}{R_1 + R_2}$$

$$\therefore V_{Th} = I_B R_{Th} + V_{BE} + I_E R_E \quad \text{--- (i)}$$

$$S_{I_{B0}} \approx I_E = I_c + I_B$$

$$V_{Th} = I_B (R_{Th} + R_E) + I_c R_E + V_{BE} \quad \text{--- (ii)}$$

$$\frac{dV_{Th}}{dI_c} = \frac{dI_B}{dI_c} (R_{Th} + R_E) + \frac{dI_c \cdot R_E}{dI_c} + \frac{dV_{BE}}{dI_c}$$

$$\frac{dV_{Th}}{dI_c} = \beta (R_{Th} + R_E)$$

$$0 = \frac{dI_B}{dI_c} (R_{Th} + R_E) + R_E + 0$$

$$\therefore \frac{dI_B}{dI_c} = -\frac{R_E}{(R_E + R_{Th})} \quad \text{--- (iii)}$$

Substituting (iii) in (i)

$$S_{I_{C0}} = 1 + \beta$$

$$V_{BE} \underset{\text{constant}}{\approx} 1 + \beta \left(\frac{R_E}{R_E + R_{Th}} \right)$$


In the above equation, $R_{Th} \ll R_E$

$$\text{then } S_{I_{C0}} = \frac{1 + \beta}{1 + \beta} = 1$$

To stabilise the operating point it is req. to keep the collector current variation as small as possible whenever there is leakage in.

Hence, stability factor what we obtained in this voltage biasing method is much better than any other biasing technique hence it is called as universal biasing method.

- draw the dc load line and locate op-point for the following voltage divider biasing circuit using approximate method as well as accurate method. transistor used is of Si type.



(a) approximate method,

$$I_B = \frac{V_{cc} - V_T}{R_1 + R_2} = \frac{15 - 0.7}{10k + 5k} = 1mA$$

$$V_2 = I_B \cdot R_2 = 1 \times 10^{-3} \times 5 \times 10^3 = 5V$$

$$V_o = I_E R_E + V_{BE} = V_{BE} + I_c R_E$$

$$I_c = \frac{V_o - V_{BE}}{R_E} = \frac{5 - 0.3}{2k} = \frac{4.7}{2k}$$

$$I_c = 2.15 \text{ mA}$$

O/P loop:

$$V_{CE} = I_c (R_C + R_E) + V_{CE}$$

$$V_{CE} = 15 - (2.15 \times 10^3) (2 + 1) \times 10^3 \\ = 15 - 6.45$$

$$V_{CE} = 8.55 \text{ V}$$

$$V_{CE} = I_c (R_C + R_E) + V_{CE}$$

put $I_c = 0$


$$V_{CO} = V_{CE} = 15 \text{ V}$$

put $V_{CE} = 0$

$$I_c = \frac{15}{2(2+1) \times 10^3}$$


$$I_{CQ} = 5 \text{ mA}$$

\therefore Q₁ values $\Rightarrow V_{CEQ} = 8.55 \text{ V}$, $I_{CQ} = 2.15 \text{ mA}$ //



b) using accurate method.

$$V_{TB} = \frac{V_{CE} * R_2}{R_1 + R_2}$$



$$V_{TB} = \frac{15 \times 5 \times 10^3}{15 \times 10^3}$$

$$\frac{R_1}{R_2} = \frac{10}{5} = \underline{\underline{2}}$$

$$R_1 R_2 = \frac{1.0 \times 5}{15} = 3.33 k\Omega$$

$$= 5V_{//}$$

$$= \frac{R_1 R_2}{R_1 + R_2}$$

$$V_{TB} = I_B R_{Th} + V_{BE} + R_E I_E$$

$$V_{TB} = I_B R_{Th} + V_{BE} + (1+\beta) I_B R_E$$

$$I_B = \frac{V_{TB} - V_{BE}}{R_{Th} + (1+\beta) R_E}$$

$$= 5 - 0.7$$

$$(3.3 + (51)2) 10^{-3}$$

$$= 40.8 \text{ mA}$$

$$I_C = \beta I_B = 50 \times 40.8 \mu A = 2.05 \text{ mA}$$

O/P loop

$$V_{CE} = I_C(R_C + R_E) + V_{CE} \quad \text{--- (2)}$$

$$V_{CE} = -(2.05 \times 10^{-3})(3 \times 10^3) + 15$$

$$V_{CEQ} = 8.85 \text{ V}$$

V_{CC} = considering (2) let us determine dc load line

p.t.

$$\text{put } V_{CE} = 0, I_C = 0$$

$$V_{CE} = V_{CC} = 15 \text{ V}$$

$$V_C = 0$$

$$I_C = \frac{15}{R_{CEQ}} = 5 \text{ mA}$$

Q-point values are $V_C = 8.85 \text{ V}$

$$V_{CEQ} = 2.05 \text{ mA}$$

$$(8.8 \text{ V}, 2.05 \text{ mA}) = Q$$


$$S_{IC0} = \frac{1+50}{1+50\left(\frac{2}{5.3}\right)} = 0.56$$

31/08/2019

Date : / /

Page No.:

2).



a) approx. method.

$$I_1 = \frac{V_{cc}}{R_1 + R_L} = \frac{12}{(74 + 26) \cdot 10^3} = 0.12 \text{ mA}$$

$$V_2 = I_1 R_L = (0.12 \times 10^{-3})(26 \times 10^3) \\ = 3.12 \text{ V}$$

$$V_2 = I_E R_E + V_{BE} \quad (I_C = I_E \because I_B = 0) \\ = I_C R_E + V_{BE}$$

$$I_C = \frac{3.12 - 0.7}{2.2 \times 10^3} = 1.1 \text{ mA}$$

$$I_C = 1.1 \text{ mA}$$

D/P loop.

$$V_{CC} = I_C R_C + I_C R_E + V_{CE}$$

$$V_{CE} = \frac{V_{CC}}{I_C (R_C + R_E)} = 120$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E) = 4.41 \text{ V}$$

(a)


Put $V_{CC} = I_C = 0$ in (a)

$$V_{CE} = V_{CC} = 12V.$$

cutoff

Put $V_{CE} = 0$ in (a)

$$I_C = \frac{12}{\frac{1}{6.9 \times 10^3}} = 1.7139 \text{ mA.}$$



accurate method.


$$V_{TH} = V_{CC} \cdot R_2 = \frac{12 \times (56 \times 10^3)}{(100 \times 10^3)}$$

$$= 3.12V_{11}$$

$$R_{TH} = \frac{R_1 \cdot R_2}{R_1 + R_2} = \frac{6.3 \times 56.34 \times 26 \times 10^6}{100 \times 10^3} = 19.34 \text{ k}\Omega_{11}$$

Transistor modeling. (BJT u) re-model
hybrid model.

Hybrid parameters & hybrid Equation model for BJT



$$V_i = h_{11}I_i + h_{12}V_o$$

$$I_o = h_{21}I_i + h_{22}V_o$$

here i/p current I_i and o/p volt. V_o are consider as independent variable whereas i/p $\otimes V_i$ and o/p current I_o are consider as dependent variable.

as h_{11} to h_{12} , h_{21} , h_{22} are called as hyd. hybrid parameters or h-parameter.

* $h_{11} \Big|_{V_o=0} = V_i \Big|_{I_i=0} = \text{short circuit i/p impedance or resistance} \Rightarrow h_{ie}$ (CE-conf)

* $h_{12} \Big|_{I_i=0} = V_i \Big|_{V_o} = \text{open ckt. reverse volt. transfer ratio.} \Rightarrow h_{re}$ (CE-conf.)

$$Z = R + jX$$

impedance \rightarrow admittance
reactance \rightarrow acceptance


Date: / /

Page No.:

* $h_{21} \mid_{V_o=0} = \frac{I_o}{V_i}$: I_o = short-ckt. forward current transfer ratio. : $h_f = h_{fe}$ (CE)

* $h_{22} \mid_{I_i=0} = \frac{I_o}{V_o}$: open ckt. conductance & admittance = $h_o \Rightarrow h_{oe}$ (CE)


Let us use these hybrid parameters for BJT in GE-configuration.



$$V_i = V_{be} = h_{ie} I_b + h_{re} V_{ce} \quad \text{--- (a)}$$

$$O.I. = I_o = h_{fe} I_b + h_{oe} V_{ce} \quad \text{--- (b)}$$

considering eqn (a) & (b) let us draw equivalent ckt for BJT which is called an hybrid eq. model



(b) hybrid equivalent model.

04/09/17

Date : / /

Page No.:


As seen from above hybrid model h_{re} represent reverse volt. transformation and thus will be neglegible and hence $(h_{re} \times V_{CE})$ will be neglegible. i.e. $\{ h_{re} \times V_{CE} \approx 0 \}$.

Then independent source at i/p side can be replaced by short ckt. as shown in fig.

My o/p conductance h_{oe} can also be written as $\frac{1}{h_{oe}}$ by considering it as resistance then we call this circuit as an approx hybrid equivalent model.

Note:

Usually o/p resistance $\frac{1}{h_{oe}}$ will be very large and thus will be neglected for some analysis.



An approx. hybrid equivalent model fig. 2




fig 2.b

Hybrid equivalent model for a voltage divider biasing network, when this is used as an amplification CE config.




fig 1(a)


An amplifier ckt. using voltage divider biasing (CE-mode)

*). C_{C1} & C_{C2} \Rightarrow coupling capacitor.

*). C_b \Rightarrow bypass capacitor.

Let us draw Draw equivalent ckt. for the ckt shown in fig (1a) thus is drawn by open circuiting all the capacitors in this ckt.

1b) DC equivalent ckt.



$$\Rightarrow (I_{CQ}, V_{CEQ}) \text{ & } I_{BQ}$$

(Q-pt values)

Negative sign in the above eqn shows that there is 180° phase difference in i_f & o_f voltages.

4). Current Gain $A_i = \frac{I_o}{I_i}$

where $I_i = \frac{V_i}{Z_i} \quad \text{--- (a)}$

$I_o = V_o / Z_o \quad \text{--- (b)}$

where $Z_i = R_{hi} / (C_R, || R_2) \quad \text{--- (c)}$

& $V_i = I_b \cdot h_{ie} \quad \text{--- (d)}$

& $Z_o = R_c / (1/h_{oe}) \quad \text{--- (e)}$

$$\frac{I_o}{I_i} = \frac{V_o / Z_o}{V_i / Z_i} = \frac{V_o / R_c / (1/h_{oe})}{V_i / h_{ie} / (C_R, || R_2)} \quad \text{--- (f)}$$

$$\therefore A_i = \frac{I_o Z_i / [R_c / (1/h_{oe})]}{I_i Z_i / [h_{ie} / (C_R, || R_2)]}$$

~~$A_i = \frac{I_o}{I_i} A_v$~~

~~$I_b = \frac{V_i}{h_{ie}}$~~

~~$I_e = \frac{V_o}{(1/h_{oe})}$~~

$$\frac{I_r}{I_b} = \frac{V_o / h_{ie}}{V_i / (1/h_{oe})}$$

$$A_z = A_v \cdot 1 \\ (h_{ie} \cdot h_{oe})$$

$$\therefore A_z = V_o / R_d \| C(1/h_{oe})$$

$$V_i / h_{ie} / (R_1 \| R_2)$$

$$= I_b Z_o / [R_c \| (1/h_{oe})]$$

$$I_b \cdot h_{ie} / [(h_{ie} / (R_1 \| R_2))]$$

$$= I_c \cdot (R_c \| 1/h_{oe}) / [R_s \| (1/h_{oe})]$$

$$I_b \cdot h_{ie} / [(h_{ie} / (R_1 \| R_2))]$$

$$= h_{ge} \times h_{ie} \cdot (R_1 \| R_2)$$

$$h_{ie} (h_{re} + R_1 \| R_2)$$

$$= h_{ge} \cdot (R_1 \| R_2)$$

$$(h_{re} + R_1 \| R_2) //$$

- 1) Determine all four parameters of an amplifier using volt. divider ckt. given the $R_i = 56\text{k}\Omega$, $R_s = 8.2\text{k}$, $R_c = 6.8\text{k}$, $R_E = 1.5\text{k}$, $V_{CC} = 22\text{V}$. draw the ckt diagram, draw it's dc eqv. ckt, AC eqv. ckt and corresponding hybrid model.




fig 1.a.




fig 1.b.

(dc eqv. model).





fig 1.c.

(AC eqv. ckt)

hybrid equivalent.



$$(i) Z_i = h_{ie} \parallel (R_1 \parallel R_2)$$

$$= 0000 \parallel (7.153 \times 10^3)$$

$$= 1562.98 \Omega$$

$$\boxed{Z_i = 1.56 k\Omega}$$

$$ii) Z_o = R_c \parallel 1/h_{oe} = 6.8 \times 50$$

$$(6.8 \times 50)$$


$$= 5.98 k\Omega$$

$$(iii) A_v = -h_{fe} \left(R_c \parallel 1/h_{oe} \right) = -269.1$$

$$\frac{h_{fe}}{h_{ie}}$$

$$(iv) A_i = \frac{h_{ie} (R_1 \parallel R_2)}{(h_{ie} + (R_1 \parallel R_2))}$$

2).



$$i) Z_i = h_{IE} \parallel (R_1 \parallel R_s)$$

$$= (1.2 \times 10^3) \parallel (74 \times 26) \text{ ohms}$$

$$= 1.2 \parallel 19.24$$

$$= \frac{(1.2)(19.24)}{(1.2 + 19.24)}$$

$$= 1.129 \text{ k}\Omega$$

$$ii) Z_o = R_C \parallel (h_{AO})$$

$$= 4.7 \parallel 50$$

$$= \frac{(4.7)(50)}{54.7}$$

$$= 4.296 \text{ k}\Omega$$

$$\text{iii) } A_v = -\frac{h_{re} - h_f}{h_{re}}$$

$$= -\frac{h_{re}}{h_{re}} \left(R_c l_1 / h_{re} \right)$$

h_{re}

$$= -\frac{100}{1.2k} (4.296 k)$$


$$= -858$$

$$\text{iv) } A_i =$$

07/09/2017

Date : / /

Page No.:

BJT as a switch.

case 1: $V_B < 0.5V \Rightarrow I_B = 0 \Rightarrow I_C = 0 \Rightarrow$ BJT is cutoff.
 $\therefore V_C = V_{CE}$

Node C

case 2:

$$V_i > 0.5V.$$

now base current (I_B) starts flowing & hence collector current I_C also starts flowing now. BJT is working in active region.

apply KVL to i/p. ckt.

$$V_i = I_B R_B + V_{BE}$$

$$I_B = \frac{V_i - V_{BE}}{R_B} \quad \text{--- (1)}$$

KVL to o/p loop.

$$I_C = \beta I_B$$

$$V_{CC} = I_C R_C + V_{CE} \quad \text{--- (2)}$$

$$\therefore V_{CE} = V_{CC} - I_C R_C \quad \text{--- (3)}$$

case 3: when i/p volt. (V_i) is increased further so that BJT is just leaving the active region and entering into sat. region which we called as edge of saturation.(EOS)

Then. base current is denoted as I_{BEOS}
Collector current is denoted as I_{CEOS} .

V_{CC} to o/p.

$$V_{IEOS} = I_{BEOS} R_B + U_{BE} \quad \textcircled{a}$$

then it's assume that when V_i is at EOS $V_{CEOS} = V_C$ is taken as 0.3V. so that I_{CEOS} can be obtained using,

$$I_{CEOS} = \frac{V_{CC} - V_{IEOS}}{R_C} = \frac{V_{CC} - 0.3}{R_C} \quad \textcircled{b}$$

case 4:

when V_i is increased further BJT enters into sat. with the increased I_b and I_c values. It should be noted that under this condition $V_{CEsat} = V_C = 0.2V$ then I_{Csat} can be determined by: $I_{Csat} = \frac{V_{CC} - V_{CEsat}}{R_C} = \frac{V_{CC} - 0.2}{R_C} \quad \textcircled{i}$

$$= \frac{V_{CC} - 0.2}{R_C} \quad \textcircled{ii}$$

I_B value is determined using eqn $I_B = \frac{I_{Csat}}{B}$

8

when BJT is operated in sat. region the actual ' β ' of which you can operate BJT can be changed to a lower value. So that we are forcing BJT to operate at lower ' β ' values denoted as β -force. & what amt. it has to be decreased will be decided by overdrive factor denoted as 'ODF'. This value is decided by user and this is defined as ratio of actual ' β ' to β -force.

$$ODF = \frac{\beta}{\beta\text{-force}}$$

also defined as ratio of I_b to I_{BEOS}

$$ODF = I_b/I_{BEOS}$$

when this ODF is given then after determining I_{csat} follo. procedure has to be followed.

v. imp when ODF is given

$$I_{csat} = V_{cc} - 0.2$$

$$R_c \rightarrow \textcircled{a}$$

$$I_{BEOS} = V_i - 0.3$$

$$R_B \rightarrow \textcircled{b}$$

$$\frac{\beta}{\beta\text{-forced}} = \frac{\beta}{ODF} \rightarrow \textcircled{c}$$

$$I_b = ODF \times I_{BEOS} \rightarrow \textcircled{d}$$

$$\text{Then } R_B = \frac{V_i - V_{BE}}{I_b} \rightarrow \textcircled{e}$$


Hence, BJT is operated in deep sat. region.

Then we call this as BJT is ON and switch is closed but switch is closed by an offset volt. of $V_{CESat} = 0.2V$. In actually Node 'c' should be at 0V but in actual case $V_{CE} = V_{CESat} = 0.2V$.

Problem:

- 1) The follo. transistor is specified to have β in the range of 50-150. design the value of R_B so that it operates BJT in sat. region with an ODF = 10.

Soln Given: $\beta = 50-150$, ODF = 10



- a) when i/p volt $V_i = 0V$ or say it's less than $V_i < 0.5V$. (silicon).

then $I_B = 0$, $I_C = 0$, BJT is off & switch is open

- b) when to operate BJT in sat. so that switch is closed we have to assume $V_{CESat} = 0.2V$

$$I_{C\text{sat}} = \frac{V_{CE} - V_{BE\text{sat}}}{R_C}$$

$$I_{C\text{sat}} = \frac{10 - 0.2}{1k} = 9.8 \text{ mA} \quad //$$

$$I_{B\text{EOS}} = \frac{I_{C\text{sat}}}{\beta}$$

* It is imp. to consider min. value of $\beta = 50$ to drive the transistor into saturation.

$$I_{B\text{EOS}} = \frac{9.8}{50} = 0.196 \text{ mA} \quad //$$

ODF is 10

$$\therefore I_B = \frac{10 \times 0.196 \text{ mA}}{10} \\ = 1.96 \text{ mA} \quad //$$

$$R_B = \frac{V_i - V_{BE}}{I_B} = \frac{5 - 0.7}{1.96 \times 10^{-3}} \\ = 2.19 \text{ k}\Omega$$

$$= 2.2 \text{ k}\Omega \quad //$$

$$\frac{\beta}{\beta_{\text{source}}} = \frac{50}{10} = \frac{\beta}{\text{ODF}}$$

$$\boxed{\beta_{\text{source}} = 5}$$

28. Consider the ckt of BJT as a switch. with $V_{cc} = +5V$, $V_i = +5V$, $R_B = R_C = 1k\Omega$ & $\beta = 100$ calculate the base current collector current and collector volt. if the trans. is saturated find β_{force} ? what is the value of R_B to bring the trans to the edge of sat.

Soln: $V_{cc} = +5V$, $V_i = +5V$, $R_B = R_C = 1k\Omega$, $\beta = 100$.

$$I_B = \frac{V_i - V_{BE}}{R_B} = \frac{5 - 0.7}{1000} = 4.3mA$$

$$*) I_{Csat} = \frac{V_{cc} - V_{CESat}}{R_C} = \frac{5 - 0.2}{1k} = 4.8mA$$

$$\beta_{force} = \frac{I_{Csat}}{I_B} = \frac{4.8mA}{4.3mA} = 1.12$$

$$*) ODF = \frac{\beta}{\beta_{force}} = \frac{100}{1.12} = 89.285$$

$$R_{BEOs} = \frac{I_{BEOs}}{I_{Ceo}} \quad I_{Ceo} = \frac{V_{cc} - V_{CEO}}{R_C} = \frac{5 - 0.3}{1000} = 4.7mA$$

$$I_{BEOs} = \frac{I_{Ceo}}{\beta} = \frac{4.7mA}{100} = 0.047mA$$

$$R_{B_{EOs}} = \frac{V_i - V_{BE}}{I_{BEOs}} = \frac{5 - 0.7}{0.047 \times 10^{-3}} = 91.49k\Omega$$

14/09/17

Topic:


chap 03: MOSFET characteristics and its

Types of mosfet: (Metal oxide semiconductor field effect transistor).

2 types

D Depletion type

2) enhancement



constr. diagram of

NMOSFET depletion type.






fig.a


- 1> when $V_g = 0V$
 - 2> when $V_g = -ve$
 - 3> when $V_g = +ve$.
- } \rightarrow depletion mode.




N-channel



P-channel





(Drain character.)

(transfer charact.)