
Mid-Sem: Analog Electronic Circuits (S25.EC2.103)

NOTE: No query allowed during the exam. Write your assumptions (if any) for each question.

- Q1 (a). What is Base-width modulation? Discuss how it impacts the collector current in BJT? [2 Marks]
- **(b).** Discuss the internal capacitances in BJT. What we call them? Who put them there? Can we eliminate them fully? Do these capacitance impacts the amplifier performances? If yes, how? Which capacitance you think is larger? [5 Marks]
- (c). Draw a high-frequency hybrid-pi model. [2 Marks]
- (d). What do you understand by Unity-gain frequency in an amplifier? [1 Mark]
- **Q2.** What issues do you find in the biasing of Fig. 1 below? Discuss the solutions. [5 Marks]



Q3. Find Vo (in Fig. 2) assuming Q1, Q2 are in the active region using the given parameter

Q4. Discrete transistors T_1 and T_2 having maximum collector current rating of 0.75 Amps are connected in parallel as shown in **Fig. 3**. This combination is treated as a single transistor to carry a total current of 1 Amp, when biased with self-bias circuit. When the circuit is switched on, T₁ draws 0.55 Amps and T₂ draws 0.45 Amps. If the supply is kept on continuously,

ultimately it is very likely that

- (a) Both T1 and T2 get damaged
- (b) Both T1 and T2 will be safe
- (x) T1 will get damaged and T2 will be safe
- (d) T2 will get damaged and T1 will be safe

Justify your answer properly. [5 Marks]






Fig. 3





Hint: I_B may be considered zero if β is very large.


(b). Consider the following statements **S1** and **S2**.

S1: the β of a transistor reduces if the base width in increased.

S2: the β of a transistor increases if the doping concentration in the base is increased.

Which one of the following is correct?


(a). S1 is FALSE AND S2 is TRUE (b). Both S1 and S2 are TRUE (c). Both S1 and S2 are FALSE (d). S1 is TRUE AND S2 is FALSE



Attempt Q6 or Q7. [10 Marks]

Q6. Consider the topology in Fig. 5 containing both pnp and npn transistors.

- a) Find the value of output (V_{out}) when input (V_{in}) is 0 and input (V_{in}) is V_{CC}.
- b) For what input range would the output be close to 0?
- c) For what input range would the output be close to Vcc?
- d) Draw the small signal model for the given topology (mention intrinsic output impedance r_0 and input impedance r_{π} for both npn and pnp as well in the small-signal model)



i= 000

Q7. For the BJT (Q1) in the circuit shown in Fig. 6, $\beta = \infty$ $V_{BEon} = 0.7V$, $V_{CEsat} = 0.7V$. The switch is initially closed. At time t=0, the switch is opened. Estimate the time t at which Q1 leaves the active region?





Fig. 6 Attach the question paper with your exam sheet" [27/02/2025] -0.5m = (50 F) du



VOE (t=0)= 5.7V