## **Data Memory, Load and Store Instructions**

To develop a data memory module and test it for reading and writing. Combine data memory module with RF + ALU to fetch memory data and load it to registers (memory read operation) and to store register data to memory (memory write operation). Below are the steps involved:

- a. Design Data Memory unit using inputs addr 5 bit wide, wr\_data 64 bit wide, clk, mem\_wr, mem\_rd witch are I bit wide and output rd\_data 64 bit wide. We can load or store 64 bit data in the data memory unit at a time.
- b. Design combine Data memory, RF with ALU. Where register content will be loaded from data memory unit using load instruction.
- c. Design combine Data memory, RF with ALU. Where register content will be stored in data memory unit using store instruction.

## • Simulation of Data Memory Unit




Figure 4.3 Memory module


Data memory unit operation parameters are:

- Input clk, mem wr, mem rd 1 bit
- Input addr 8 bit
- Input wr data 64 bit
- Output rd data 64 bit

Module Name: DataMem

Test Module Name: DataMem\_tb

Below screen shot show the waveform for input and output parameters of data memory unit.



• Simulation of Data Memory Unit, Register File and ALU for load instruction




Fig: Load and store instruction with DM, RF and ALU.

Data Memory Unit, Register File and ALU for load instruction parameters are:

- Input clk, reset, wr en, memToReg, mem rd, mem wr, ALU src I bit
- Input wr\_addr, rd\_addr\_1, rd\_addr\_2 5 bit
- Input wr data 64 bit
- Input displacement 9 bit
- Input ALU op 2 bit
- Input Opcode field 11 bit

Module Name: RFALUDM

Test Module Name: RFALUDM\_tb

Below screen shot show the waveform for input and output parameters for load instruction.

- Write back result of addition of register 5 and 10 to register 1
- Write back result of addition of register 5 and 10 to register 2
- Write back result of addition of register 5 and 10 to register 3
- Write back result of addition of register 5 and 10 to register 4


We have added one MUX unit to select input B for ALU unit with ALU\_src as a selection input. Also one more Mux unit to select input wr\_data in register file with memToReg as a selection input. Refer Fig: Load and store instruction with DM, RF and ALU for same.

- Simulation of Data Memory Unit, Register File and ALU for store instruction
  Data Memory Unit, Register File and ALU for load instruction parameters are:
  - Input clk, reset, wr en, memToReg, mem rd, mem wr, ALU src, DM store I bit
  - Input wr\_addr, rd\_addr\_1, rd\_addr\_2 5 bit
  - Input wr data 64 bit
  - Input displacement 9 bit
  - Input ALU op 2 bit
  - Input Opcode field 11 bit

Module Name: RFALUDM

Test Module Name: RFALUDM\_tb

Below screen shot show the waveform for input and output parameters for store instruction.



Here we use the register R1, R2, R3, R4 values calculated in part B and store these to location 8, 16,24,32 respectively. We added one Mux unit to select input wr\_data in data memory unit with DM\_store as a selection input. This is to support both R and D type instruction. Refer Fig: Load and store instruction with DM, RF and ALU for same.