

# School of Engineering

# **Department of Electrical and Electronic Engineering**

Microelectronics: Systems and Devices: MSc



# EEE8088: Reconfigurable Hardware Design Final Report

X.Liu



# **EEE8088 Reconfigurable Hardware Design Report**

Xinjie Liu School of Engineering Newcastle University, NE1 7RU United Kingdom

X.Liu81@newcastle.ac.uk

# I. Aims and objectives

FPGA is one of common use semiconductor devices in industries, which have a variety of advantages including can be reprogrammed to implement different logic functions and enable system performance simulation while developing systems. In this coursework, we studied VHDL and developed a Digital Audio Filter system on FPGA. This system includes three blocks, Codec initialization, serial to parallel & parallel to serial, FIR filter. All the works depended on Quartus II platform.

# II. Background

Field Programmable Gate Arrays (FPGAs) are semiconductor devices that are based around a matrix of configurable logic blocks (CLBs) connected via programmable interconnects. FPGAs can be reprogrammed to desired application or functionality requirements after manufacturing. This feature distinguishes FPGAs from Application Specific Integrated Circuits (ASICs), which are custom manufactured for specific design tasks. Altera, Xilinx and Achronix are the only three manufacturers on FPGA market. In this coursework, Altera Cyclone V FPGA is used, which is carry by Altera DE1 board which have many features. Figure 1 shows Altera DE1 board and figure 2 shows the block diagram of DE1 board. This board carrying Cyclone V SoC 5CSEMA5F31C6 Device with Dual-core ARM Cortex-A9 processor, which is suitable for developing audio digital filter system. Line in, Audio codec, and the main processor is used in this board.






Figure 1: Altera DE1 PCB




Figure 2: Block Diagram of the DE1-SOC Board



# III. Detailed Objectives

In this coursework, 3 digital blocks were described with VHDL in this project, shown in figure 3-6, including Codec initialization, serial to parallel & parallel to serial, FIR filter. The input port is set as blue and out is green in those schematics. Figure 3 demonstrate the system diagram of this coursework. The audio signal come from Line in converted by WM8731 to Digital serial signal, codec\_init block giving a protocol configuration to WM8731 DSP. The configuration parameter is provided by coursework requirement. The s2p\_adaptor can convert serial to parallel signal, it also covert parallel signal to serial signal for sending to DAC, as well as undertake the ready and strobe signal. The FIR filter is the most important part in this system, which can reject the unwanted parts of signal like noise, crosstalk or unwanted frequency data. That means only certain frequency signal can pass the filter. In this coursework, from the figure 7, with the frequency increase, gain drop down. so, we can determine the FIR filter is a low pass filter.




Figure 3: system diagram

#### III. 1 Codec initialization

Figure 4 giving a codec block diagram. The feature of codec initialization block is giving a protocol configuration to DSP. The control interface used in this FPGA experiment is 2-wire serial interface I2C. With WM8731 DSP, the maximum clock is up to 500kHz. And the digital audio interface is I2S, which carrying the Input and output digital audio streams. The speed of it is 64x44.1 kHz, that means the codec sample rate is 44100 Hz. The DSP provide left and right channel. Only left channel selected in this design.

Figure 5 shows the I2C protocol and figure 6 shows the output and internal signal waveform of this block. This protocol is to determine the Start and Stop state and sending 3 ACK (acknowledge) signal when data has been received by next block. SDIN include 3 bytes of information which is totally 24 bits. In these 24 bits, the first 7 bits ([15:9]) is Control Address bits, and 1bit of read or write, 7bits of register map address, 9 bits of register data [1].

In codec\_init block, there are 3 counters: frequency divider, bit counter and word counter. By giving functions to these counters, the SCLK and SCIN can successfully output.






Figure 4: Codec block diagram




Figure 5: I2C Bus Format [1]




Figure 6: I2C protocol output& internal signal waveform

#### III. 2 Serial to Parallel & Parallel to Serial adaptor

Figure 7 present a s2p\_adaptor block diagram. This block can covert the serial signal sent from DSP to Parallel signal. Because only parallel signal can be processed by FIR filter. This block run on 50MHz and need to detect the rising edge from DSP clock and Strobe, ready signal to enable output parallel signal, which is DACDAT, Shown in figure 8. Figure 9 demonstrate the parallel to serial part, when Ready, rising edge and strobe come in, the audio output channel produces serial output signal. To detect whether the clock is on rising edge or positive edge, a register can be used to storage pervious clock state and compare with current clock state to determine rising edge.

According to Ready and Strobe signal, Strobe signal indicate whether this block is busy or idle to receive



the new data. Ready signal is generated by next block and having same feature as strobe. In this coursework, when the parallel is ready to send to filter, the Strobe will be set as 1. And when the ready is set as 1 which mean filter is idle, the data can transfer from s2p\_adaptor to FIR filter. Same from filter back to s2p\_adaptor. The only difference between Analog to Digital route and Digital to Analog route in this block is the port and internal signal is different.





Figure 7: s2p\_adaptor block diagram




stb (strobe) enables writing;

Keep it short (one clock cycle), ot the data will be transfered as several copies (one copy per clock cycle)!

Figure 8: Parallel interface with strobe signal





stb is removed as soon as rdy is issued rdy causes extension of stb.

Figure 9: Parallel interface with ready signal

#### III. 3 FIR filter

FIR (Finite Impulse Response) filter is a non-recursive filter in digital design, which means the output settles to zero in finite time. [2] Figure 10-11 demonstrate FIR filter block diagram and its taps. This filter relies on large number of coefficients and taps. Figure 11 demonstrate the frequency respond of this filter. Equation 1 shows the frequency response of FIR filter:

$$y(n) = \sum_{k=0}^{M} x(n-k)b(k)$$

Equation 1: frequency response of FIR filter

In equation 1, b(k) is the coefficients of the filter, which presented in figure 12.




Figure 10: FIR filter block diagram






Figure 11: Frequency response given from slides




Figure 12: FIR filter taps




Figure 13: realization of FIR filter

This FIR filter includes 8 taps, the coefficients are -1260, 7827, 12471, 16384, 16384,12471, 7827, -1260. To build this filter, the easiest way is use multipliers to multiply the input data and coefficients. The register of multiplier must be 32 bits to contain two 16 bits number multiply. Finally, the first 16 bits data of multiplier will be transfer to output. At the same time change the strobe signal.



#### IV. Result and Discussion

#### IV.1 Codec initialization

In testbench, a 50MHz clock and a reset 1 signal is given to this circuit.



Figure 14: codec init simulation result

Figure 14 demonstrate the codec\_init simulation result. Frequency divider start from 499 to 0, bit counter start from 28 to 0 and word counter start from 10 to 0. When frequency divider counts down to 375, the SCLK set to 1. Continue counts down to 125, SCLK set to 0. Start from 'wcnt1' 27, the waveform is "00110100 ACK 000111", which is same as the sdin\_load given by template.




Figure 15: codec\_init simulation result 2

Figure 15 giving the I2C protocol simulation result. In every word, there are 3 Z signal which are acknowledgement signal. As well as 1 start signal and 1 stop signal. The other 19 bits is data. The output stops when word counter count to 0, which is "deadlock". If this block need to active again, reset signal must be gave to the circuit to reset all the counter.

#### IV.2 Serial to Parallel & Parallel to Serial adaptor

50MHz clock, 44.1kHz DSP clock, 22.05kHz audio input signal, ready and reset signal is given to this circuit in simulation.




Figure 16: Serial to Parallel part simulation result

Figure 16 shows the when AUD\_ADCLRCK raise to 1, the circuit start to capture AUD\_ADCDAT signal to register. After the counter full of 16 bits data, the ADCstb will give a strobe and the ADCDAT give a 16 bits parallel data.



In this simulation, ADCDAT is connected to DACDAT. Other signal is same as serial to parallel part.




Figure 17: Parallel to Serial part simulation result

Figure 17 demonstrate that AUD\_ADCLRCK rising to 1, the circuit start to capture the parallel signal DACDAT and convert to serial signal every 22.68µs. After every 16 bits parallel signal converted, a DACrdy giving a strobe to show the parallel to serial part is ready. In figure 17 the DACrdy is "U", because this signal usually transfer from filter block. This simulation only includes s2p\_adaptor block.

#### IV.3 FIR filter

In this experiment, the approximate sine waveform generator is used. 500Hz, 1kHz, 2kHz and 100kHz sin wave signal is given to circuit and the result is in figure 18-21. Even the amplitude cannot be detected with simulation, but from the binary signal given, this circuit can be determined as a low-pass filter. When frequency goes up, the difference of input and output binary number is become huger.

There are many ways to build a sine wave generator in VHDL testbench. As far as I concern, there are 3 different way to build it. First one is using a Sine function to generate the data and multiply the amplitude. The second one is building a ROM a store the sine table in the testbench [4], which is the easier than first one, but needs to use frequency divider to change the frequency. The last one is CORDIC [5], that is like the first method but more commonly used in FPGA, there is an example [6].




Figure 18: 500Hz FIR filter simulation result






Figure 19: 1kHz FIR filter simulation result




Figure 20: 2kHz FIR filter simulation result




Figure 21: 100kHz FIR filter simulation result



#### V. Conclusion

This coursework giving an overview on audio filter system on FPGA. The result shows codec initialization, serial to parallel & parallel to serial and FIR filter implementation is successful. Codec initialization block utilize configuration with DSP for using I2C protocol to control the transmit audio signal and receive filtered data from filter. This block sends 11 words signal, which include the Start, Stop, Acknowledgement signal and configuration data.

Serial to parallel part of s2p\_adaptor covert left channel serial audio signal sends from DSP and covert to 16 bits parallel signal. The parallel part covert the parallel signal processed from filter with the clock given by DSP to serial signal. In addition, the s2p\_adaptor transmit the Strobe and Ready signal to next block to inform whether this block and next block is processing data or not.

FIR filter is the most important block in this coursework, which is consists of shifter and accumulator. This filter has 8 taps, each tap is a shifter and the final tap accumulate those shifter result and giving a 16 bits parallel data to output, which send back to s2p adaptor for further process.

Finally, the sine wave generator is used in testing FIR filter, the principle of 3 different sine wave generator is discussed. However, this design cannot deploy to Altera DE1 FPGA, so the cut off frequency cannot be scan out by oscilloscope to verify.

#### VI. Reference

- [1] WM8741 datasheet: https://www.alldatasheet.com/datasheet-pdf/pdf/211089/WOLFSON/WM8741.html
- [2] FIR wiki https://en.wikipedia.org/wiki/Finite impulse response
- [3] Jassim, Manal H., and Asaad Hameed Sahar. "High-Pass Digital Filter Implementation Using FPGA." IRAQI JOURNAL OF COMPUTERS, COMMUNICATION AND CONTROL & SYSTEMS ENGINEERING 13.3 (2013): 41-50.
- [4] ROM sine wave generator: https://surf-vhdl.com/how-to-generate-sine-samples-in-vhdl/
- [5] CORDIC https://en.wikipedia.org/wiki/CORDIC
- [6] Using a CORDIC to calculate sines and cosines in an FPGA https://zipcpu.com/dsp/2017/08/30/cordic.html



# VII. Appendix

Codec\_init

```
1. library ieee;
2. use ieee.std_logic_1164.all;
4. entity codec init is
5. port
          CLOCK 50 : in std logic;
                         : in std_logic;
          RES_N
9.
                         : out std logic;
          SCLK
                                 : out std logic;
10.
                 SDIN
                 bcnt1 : out integer;
11.
12.
                 wcnt1 : out integer;
                 fdiv1 : out integer
14.
15.
16. end entity;
19.
20. constant sdin_load : std_logic_vector (11*24-1 downto 0) :=
21. b"0011010 0 0001111 000000000"&
24. b"0011010 0 0000010 001111001"&
32. -- 11 words, the first is reset (R15), the others are
  registers R0-9.
```



```
34. -- chip address, r/w bit, reg address, reg data
35. -- these words do not include start, stop and ack bits, see
  packet format below
36.
37.
38. -- Packet format:
                                                   (bit number)
39.
40. ---- start bit
41. -- 7 bits chip address,
42. -- 1 r/w bit,
43. --** ack
44. -- 8 high bits of reg. data,
45. --** ack
46. -- 8 low bits of reg. data,
47. --** ack
48. ---- stop bit
49.
51.
52. -- reg. data = 7 bit address + 9 bit config data, 16 bits
  total,
53. -- split as 8+8 bits in the packet, MSB go first.
54.
56. -- declare a shift register
57. signal sht r : std logic vector (11*24-1 \text{ downto } 0);
58. -- declare an internal signal to be copied into SIDN
59.
60. -- declare the bit counter; -- bit counter, runs at 100kHz,
61. signal bcnt: integer range 28 downto 0:=28;
62. -- bits 28, 19, 10, 1 and 0 are special
63. -- declare the word counter; -- word counter, runs at about
64. signal wcnt: integer range 10 downto 0:=10;
66. -- declare the counter for the bit length; -- frequency
  divider counter,
```



```
69. signal f div: integer range 499 downto 0:=499;
70.
72.
73. begin
74.
        process (CLOCK 50)
          begin
          if (rising edge(CLOCK 50)) then
79.
               -- reset actions
80.
                         if (RES N = '0') then
81.
                         -- reset the counters to an
appropriate state
                            f div <=499; -- load the
82.
 frequency divider,
83.
                                        -- 50MHz/500=100kHz bus
 speed
84.
 shift register
85.
 counter,
86.
                                        -- 29 bits in the word
protocol
                            wcnt<=10; -- load the word</pre>
 counter, 11 words
88.
                            -- reset the outputs to an
 appropriate state
89.
                                 SDIN<='1';
90.
                                 SCLK<='0';
91.
                -- deadlock in the end
93.
94.
                         elsif (wcnt=0 and bcnt=0 and f div=0)
95.
                              SCLK <= '1';
96.
                         -- do nothing, wait for the next reset
```



```
98.
                     -- modify reference counters
99.
                   -- for frequency divider, bits and words
101.
                          -- modify reference counters
102.
                     -- for frequency divider, bits and words
103.
                          elsif (f div=0) then -- at the end of
  each bit
104.
                                     f div<=499; -- reload the
 frequency divider counter
105.
106.
                                 if (bcnt = 0) then -- at the
  end of each word
107.
                                          bcnt<=28; -- reset
 the bit counter
                                          wcnt<= wcnt-1; --modify</pre>
109.
                                 else -- the bit is not the
 end of a word
110.
                                         bcnt<= bcnt-1; --modify
 the bit counter
111.
112.
113.
114.
                                  f div<= f div-1; -- modify the
 frequency divider
115.
                 end if;
116.
117.
       -- generating SCLK, it is going up and then down
 inside each bit
118.
119.
                   if (f div= 375) then -- condition when SCLK
 goes up
                                  SCLK <= '1';
120.
121.
  condition when SCLK goes down
122.
                                  SCLK <= '0';
123.
                          end if;
```



```
124.
125.
                     --generating--- serial--- data output
126.
127.
                     -- start transition condition
128.
                   if (bcnt=28) then
129.
130.
                            SDIN<='1';
131.
                            elsif(f div=250) then
132.
                                           SDIN<='0';
133.
                            end if;
134.
                            ----ack ---bit--- condition-----
135.
                   elsif (bcnt=19 or bcnt=10 or bcnt=1) then
                                           SDIN<='Z';
136.
137.
                            ---- stop ---transition ---condition--
138.
                   elsif (bcnt=0) then
139.
                                    if (wcnt/=0) then
140.
                                    if(f div<=250)then
141.
                                           SDIN<='1';
142.
                                    else
143.
                                          SDIN<='0';
144.
145.
146.
                    else
147.
148.
                              SDIN<='0';
149.
150.
                                   SDIN<='1';
151.
                     end if;
154.
                           -- condition for the non-special bits
155.
                            elsif(bcnt/=28 or bcnt/=19 or bcnt/=10
  or bcnt/=1 or bcnt/=0) and (f div=499) then
156.
157.
 (11*24-2 \text{ downto } 0); -- \text{ shifting}
```



#### s2p\_adaptor

```
1. library ieee;
2. use ieee.std logic 1164.all;
3. use ieee.numeric std.all;
5. entity s2p adaptor is
6. port(
7. -- Core Side - two parallel interfaces for input and
  output
8. ADCDAT:
                       std logic vector(15 downto 0);
                       std logic vector(15 downto 0);
9. DACDAT: in
10.
                        out std logic;
         ADCrdy:
                        in std logic;
12.
                              std logic;
13.
                               std logic;
14. --
         Audio Side in MASTER mode
15.
          AUD DACDAT: out std logic; -- serial data out
16.
          AUD ADCDAT:
                       in std logic; -- serial data in
          AUD ADCLRCK:
                              std logic; -- strobe for input
18.
          AUD DACLRCK:
                               std logic; -- strobe for output
19.
          AUD BCLK:
                               std logic; -- serial interface
21.
          CLOCK 50: in
                              std logic
                              std logic
23. );
24. end entity;
```



```
26. architecture rtl of s2p adaptor is
28. --input s2p
29. signal counter1: integer range 15 downto -1;
30. signal counter2: integer range 15 downto -1;
31. signal old BCLK :std logic;
32. signal old AUD DACLRCK:std logic;
33. signal shr:std logic vector(15 downto 0);
34. signal ADCstb2:std logic;
35. signal DACrdy2:std logic;
36. begin
37.
38.
         process (CLOCK 50)
39.
           variable bit ADC: integer;
           begin
           if (rising edge(CLOCK 50)) then
42.
                   ----begin sync design----
43.
44.
                   -- reset actions (synchronous)
                   if (RST N = '0') then
45.
46.
                                   old BCLK<='0';</pre>
                                   counter1<=15;</pre>
48.
                                   counter2<=15;</pre>
49.
50.
                                  old BCLK <= AUD BCLK; -- needed
 for change detection on BCLK input
53.
                  old AUD DACLRCK <=AUD DACLRCK;
54.
56.
                  -- input channel
                     if (old BCLK='0' and AUD BCLK='1') then --
58.
  rising edge of AUD BCLK
59.
```



```
if (AUD ADCLRCK='1') then --
  condition for the start of the protocol
61.
                                               counter1<=14; -
 - load the bit counter
62.
   ADCDAT(15) <= AUD ADCDAT; -- read the first bit of the packet
63.
64.
                                 elsif (counter1>=0) then --
  condition for the data bits of the left channel
  ADCDAT(counter1) <= AUD ADCDAT; -- input one bit
66.
                                          counter1<=counter1-
 1; -- advance the bit counter
for the strobe of ADC parallel interface
68.
                                 ADCstb2<='1';
69.
                         end if;
71.
72.
                   end if;
73.
74.
                 if (ADCstb2='1') then-- condition to drop
 the ADC strobe
                           ADCstb2<='0';
76.
                  end if;
78.
80.
81.
          if (old_AUD_DACLRCK = '0' and AUD_DACLRCK = '1' )
83.
          counter2<=14;
          elsif (old BCLK='1' and AUD BCLK='0' and counter2 >=
     counter2<=counter2-1;
```



```
AUD DACDAT <= shr(counter2);
89.
90.
           elsif (old BCLK='1' and AUD BCLK='0' and counter2 <0)</pre>
91.
           AUD DACDAT <= '0';
92.
      shr <= DACDAT;
93.
           end if;
94.
           if (DACstb = '1' and counter2 = 0) then
95. shr <= DACDAT;
96.
          end if;
97.
98.
99.
                  -- output channel
100.
                              if(AUD DACLRCK<='1') then -- start</pre>
  condition
102.
      counter2<=14;
103.
                            AUD DACDAT <=shr(15); -- the MSB will
  be o/p first
104.
105.
                                   elsif (old BCLK='1' and
  AUD BCLK='0') then -- each following falling edge
106.
   AUD DACDAT <= shr(counter2); -- produce DAC serial data bit
107.
                                          counter2<=counter2-1;</pre>
108.
                                   end if;
109.
110.
                                   if (counter2=0) then --
  condition for loading DAC parallel register
111.
                                          DACrdy2<='1';-- ready
  to receive the data from FIR filter
112.
                                   end if;
113.
                   if(DACrdy2='1') then
114.
                           DACrdy2<='0';
115.
                                  end if;
116.
117.
                           end if;
```



#### FIR filter

```
1. library ieee;
2. use ieee.std logic 1164.all;
3. use ieee.numeric std.all;
4.
7. generic
         NUM STAGES : natural := 8 --Number of taps
10.
11.
         port(
13. --
         Core Side - two parallel interfaces for input and
 output
14.
         ADCDAT: in std logic vector(15 downto 0); --Q1.15
         DACDAT: out std logic vector(15 downto 0); --Q3.13
16.
          DACrdy:
                             std logic;
         ADCrdy:
18.
         DACstb:
                             std logic;
20.
21. --
         CLOCK 50: in std logic;
23.
          RST N: in std logic
24.
         );
```



```
25. end entity;
26.
27.
28. architecture rtl of FIR filter is
29.
30. -- Build a 2-D array type for the shift register
31.
           subtype sr width is signed(15 downto 0);
           type sr length is array ((NUM STAGES-1) downto 0) of
32.
33.
           -- Declare the input shift register signal
34.
           signal SR in: sr length;
35.
36. -- Build a 2-D array type for the shift register
           subtype SR out width is signed(34 downto 0);
           type SR out length is array ((NUM STAGES-1) downto 0)
39.
           -- Declare the output shift register signal
           signal SR out: SR out length;
41.
42. --FIR coefficient
43.
          subtype Coeff width is integer;
           type Coeff length is array((NUM STAGES-1) downto 0)
44.
           constant Coeff : Coeff length := (-1260, 7827, 12471,
45.
46.
47. --
48.
           signal old ADCstb : std logic;
49.
          begin
                   process(CLOCK 50)
52.
53.
                   variable n,i: integer;
54.
                   variable signed Coeff : signed(15 downto 0);
                   variable Y : signed(34 downto 0); --Q5.30
                   variable one exist : std logic := '0'; --for
 checking the exist of '1'
```



```
constant round up:
58.
59.
                   begin
60.
                           if (rising edge(CLOCK 50)) then
61.
62.
                                   -- reset actions
64.
65.
                                           DACstb <= '0';
66.
69.
71.
 "00000000000000000");
76.
                                           old ADCstb <= ADCstb;</pre>
78.
                                           if (old ADCstb ='0' and
  ADCstb='1') then --rising edge of ADCstb
   SR in((NUM STAGES-1) downto 1) <= SR in((NUM STAGES-2) downto
          -- Shift data by one stage; data from last stage is
  lost
```



```
SR in(0) <=
 signed(ADCDAT); -- Load new data into the first stage
83.
                                                 ADCrdy <= '1';
84.
NUM STAGES;
86.
87.
88.
89.
   SR out((NUM STAGES-1) downto 1) <= SR out((NUM STAGES-2)</pre>
90.
   signed Coeff := to signed(Coeff(8-n),16);
91.
    SR out(0) \leq resize(SR in(n-1)* signed Coeff,35);
92.
                                                         --Y := Y
1; --decrease the counter
94.
                                                 else
96.
 SR out(2) +SR_out(1) + SR_out(0);
98.
0 to 15 loop
99.
100.
 loop;
101.
```



```
DACDAT <= std logic vector(Y(34) & Y(32 downto 18)+round up);
104.
105.
                                                      elsif
   DACDAT <= std logic vector(Y(34) & Y(32 downto 18)+round up);
107.
108.
   else
   DACDAT <= std logic vector(Y(34) & Y(32 downto 18));
110.
111.
                                                      end if;
112.
113.
114.
115.
116.
118.
 -- condition to drop the DAC strobe
119.
                                              DACstb <= '0';
120.
                                        end if;
122.
                               end if;
123.
124.
                        end if;
125.
                 -----end sync design-----
126.
      end process;
127.
```



Codec init

```
1. LIBRARY ieee;
2. USE ieee.std logic 1164.all;
4. ENTITY codec_init_vhd_tst IS
5. END codec init vhd tst;
6. ARCHITECTURE codec init arch OF codec init vhd tst IS
7. -- constants
8. -- signals
9. SIGNAL CLOCK 50 : STD LOGIC;
10. SIGNAL RES N : STD LOGIC;
11. SIGNAL SCLK : STD LOGIC;
12. SIGNAL SDIN : STD LOGIC;
13. SIGNAL bcnt1 : integer; --bcnt output
14. SIGNAL wcnt1 : integer; --wcnt output
15. SIGNAL fdiv1 : integer;
                                        --fdiv output
16. COMPONENT codec init
17.
          PORT (
         CLOCK_50 : IN STD LOGIC;
          RES N : IN STD LOGIC;
19.
         SCLK : OUT STD LOGIC;
21.
          SDIN : OUT STD LOGIC;
22.
          bcnt1 : out integer;
                                   --bcnt output
23.
          wcnt1 : out integer; --wcnt output
          fdiv1 : out integer
                                    --fdiv output
24.
25.
26. END COMPONENT;
27. BEGIN
          i1 : codec init
29.
          PORT MAP (
30. -- list connections between master ports and signals
          CLOCK 50 => CLOCK 50,
33.
          SCLK => SCLK,
34.
```



```
bcnt1 => bcnt1,
36.
37.
          fdiv1 => fdiv1
38.
          );
39. clock : PROCESS
40. -- variable declarations
41. variable i : integer; -- variable declarations
43. for i in 1 to 500000 loop -- specify here the length of the
 simulation run
44.
      CLOCK 50 <= '1';
46.
48.
     end loop; -- code that executes only once
49. WAIT;
50. END PROCESS clock; -- code that executes only once
51.
52. reset : PROCESS
53.
54. BEGIN
55. RES N <= '0';
56.
57.
                 RES N <= '1'; -- code executes for every
 event on sensitivity list
58. WAIT;
59. END PROCESS reset;
60.
```

# s2p\_adaptor

```
    LIBRARY ieee;
    USE ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    use ieee.math_real.all;
```



```
6. ENTITY s2p adaptor vhd tst IS
7. END s2p adaptor vhd tst;
8. ARCHITECTURE s2p adaptor arch OF s2p adaptor vhd tst IS
9. -- constants
10. -- signals
11. SIGNAL ADCDAT : STD LOGIC VECTOR(15 DOWNTO 0);
12. SIGNAL ADCrdy : STD LOGIC;
13. SIGNAL ADCstb : STD LOGIC;
14. SIGNAL AUD ADCDAT : STD LOGIC;
15. SIGNAL AUD ADCLRCK : STD LOGIC;
16. SIGNAL AUD BCLK : STD LOGIC;
17. SIGNAL AUD DACDAT : STD LOGIC;
18. SIGNAL AUD DACLRCK : STD LOGIC;
19. SIGNAL CLOCK 50 : STD LOGIC;
20. SIGNAL DACDAT : STD LOGIC VECTOR(15 DOWNTO 0);
22. SIGNAL DACstb : STD LOGIC;
23. SIGNAL RST N : STD LOGIC;
24. COMPONENT s2p adaptor
25.
           PORT (
         ADCDAT : OUT STD LOGIC VECTOR (15 DOWNTO 0);
27.
28.
29.
          AUD ADCLRCK : IN STD LOGIC;
30.
         AUD BCLK : IN STD LOGIC;
         AUD_DACDAT : OUT STD_LOGIC;
AUD_DACLRCK : IN STD_LOGIC;
33.
          CLOCK 50 : IN STD LOGIC;
34.
35.
           DACDAT : IN STD LOGIC VECTOR(15 DOWNTO 0);
           DACrdy : OUT STD LOGIC;
37.
           DACstb : IN STD LOGIC;
38.
           RST N : IN STD LOGIC
           );
40. END COMPONENT;
42. i1 : s2p adaptor
```



```
PORT MAP (
44. -- list connections between master ports and signals
          ADCDAT => ADCDAT,
46.
          ADCrdy => ADCrdy,
47.
          ADCstb => ADCstb,
48.
49.
          AUD ADCLRCK => AUD ADCLRCK,
50.
          AUD BCLK => AUD BCLK,
51.
          AUD DACDAT => AUD DACDAT,
52.
          AUD DACLRCK => AUD DACLRCK,
53.
54.
          DACDAT => DACDAT,
          DACrdy => DACrdy,
          RST N => RST N
57.
58.
          );
59.
60. clock : PROCESS
61. -- variable declarations
62. variable i : integer; -- variable declarations
63. BEGIN
64. for i in 1 to 5000000 loop -- specify here the length of
 the simulation run
65. CLOCK 50 <= '0';
66.
       wait for 10 ns;
      end loop; -- code that executes only once
70. WAIT;
71. END PROCESS clock; -- code that executes only once
73. rst :process
74. begin
76. --
78. wait;
79. end process rst;
```



```
80.
81. BCLK :process
82. variable i1 :integer;
83. begin
         AUD_BCLK <='0';
84.
85.
          wait for 11.34 us;
86.
          for il in 1 to 2000 loop
          AUD BCLK <='1';
88.
          wait for 11.34 us;
89.
          AUD BCLK <= '0';
90.
          wait for 11.34 us;
91.
          end loop;
92. wait;
93. end process BCLK;
94.
95. ADCLRCK :process
96. variable i2 :integer;
97. begin
    AUD ADCLRCK <= '0';
98.
          AUD DACLRCK <= '0';
99.
          wait for 22.68 us;
          for i2 in 1 to 200 loop
102.
          AUD ADCLRCK <= '1';
         AUD_DACLRCK <= '1';
103.
          wait for 22.68 us;
104.
          AUD ADCLRCK <= '0';
106.
          AUD DACLRCK <= '0';
108.
          end loop;
109. wait;
110. end process ADCLRCK;
111.
112. -- Audio In : process
113. --variable i3 :integer;
114. --begin
115. -- for i3 in 1 to 2000 loop
```



```
118. --
          AUD ADCDAT <= '0';
119. --
         wait for 22.68 us;
120. --
          end loop;
121. --wait;
122. -- end process AudioIn;
123.
124. signal samples proc:
125. PROCESS
126. VARIABLE v sin : real; -- genereated sine value
127.
         VARIABLE i : integer; -- sample number
128.
         CONSTANT Ts : real := 1.0/44100; -- sampling period
129.
         CONSTANT f : real := 1000.0; -- frequency of the sine
  wave
      CONSTANT A : integer := 32000; -- amplitude
        CONSTANT Ns : integer := 200; -- number of samples to
  simulate
132. BEGIN
133. FOR i IN 0 TO Ns LOOP
134.
                v sin := sin(2 * math 2 pi * f * Ts * i);
135.
                 AUD ADCDAT := to signed(integer(v sin), 16);
136.
                WAIT FOR Ts * 64.0;
137.
         END LOOP;
138.
         WAIT;
139. END PROCESS;
140.
141. DACDAT <= ADCDAT;
142. DACstb <= ADCstb;
143.
144. END s2p_adaptor_arch;
```

#### FIR filter

```
    LIBRARY ieee;
    USE ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    use ieee.math_real.all;
```



```
8. ENTITY fir filter vhd tst IS
9. END fir filter vhd tst;
10. ARCHITECTURE fir filter arch OF fir filter vhd tst IS
11.
12. SIGNAL ADCDAT : STD LOGIC VECTOR(15 DOWNTO 0);
14. SIGNAL ADCstb : STD LOGIC;
16. SIGNAL DACDAT : STD LOGIC VECTOR(15 DOWNTO 0);
17. SIGNAL DACTDdy : STD LOGIC;
19. SIGNAL RST N : STD LOGIC;
20. SIGNAL Vs : signed (15 downto 0);
21.
22.
23. COMPONENT fir filter
24.
          ADCDAT : IN STD LOGIC VECTOR(15 DOWNTO 0);
25.
26.
         ADCrdy : OUT STD LOGIC;
28.
          CLOCK 50 : IN STD LOGIC;
          DACDAT : OUT STD LOGIC VECTOR(15 DOWNTO 0);
29.
30.
          DACstb : OUT STD LOGIC;
           RST N : IN STD LOGIC
33.
           );
34. END COMPONENT;
35. BEGIN
       il : fir filter
37.
           PORT MAP (
38. -- list connections between master ports and signals
39.
          ADCDAT => ADCDAT,
40.
           ADCrdy => ADCrdy,
41.
42.
          CLOCK 50 => CLOCK 50,
```



```
44.
          DACrdy => DACrdy,
45.
46.
          RST N => RST N
47.
          );
48.
49.
50. clock: PROCESS
51. -- variable declarations
52. variable i : integer; -- variable declarations
53. BEGIN
54. for i in 1 to 500000000 loop -- specify here the length of
 the simulation run
56.
       wait for 10 ns;
57.
      CLOCK 50 <= '1';
59.
      end loop; -- code that executes only once
60. WAIT;
61. END PROCESS clock; -- code that executes only once
62.
63. reset : PROCESS
64.
                  RST N <= '1'; -- code executes for every
 event on sensitivity list
67.
68.
71. WAIT;
72. END PROCESS reset;
73.
74. DAstrobe : process
75. variable ia :integer;
76. begin
                  for ia in 1 to 5000 loop
78.
```



```
79.
80.
                  ADCstb <= '0';
81.
82.
                  end loop;
83. wait;
84. end process DAstrobe;
85.
86. signal_samples_proc:
87. PROCESS
88.
         VARIABLE v sin : real; -- genereated sine value
89.
         VARIABLE ib : integer; -- sample number
90.
         CONSTANT Ts : real := 1.0/44100; -- sampling period
         CONSTANT f : real := 2000.0; -- frequency of the sine
  wave
92.
         CONSTANT A : integer := 32000; -- amplitude
         CONSTANT Ns : integer := 2000; -- number of samples to
93.
 simulate
94.
96. BEGIN
     FOR ib IN 0 TO Ns LOOP
97.
98.
99.
                 v sin := real(A) * sin(real(ib) * Ts * f *
  real(2) * math 2 pi);
100.
                 Vs <= to signed(integer(v sin), 16);</pre>
101.
                                  ADCDAT <= std logic vector(Vs);
102.
                 WAIT FOR Ts * 64.0 sec;
103.
         END LOOP;
104.
         WAIT;
105. END PROCESS;
106.
```