```
2
3
       // Part 5, Basic Seqential Logic Lab
       // Neil Nie, (c) Nov 7th, 2018
//
//
 4
 5
6
7
       module seven_segment_display(
 8
 9
                             // accepts a four bit input
           in.
10
                             // returns a six bit output
           out
11
       );
12
       13
14
15
       assign out[6] = (\sim in[3] \& \sim in[2] \& \sim in[1]) + (\sim in[3] \& in[2] \& in[1] \& in[0]);
assign out[5] = (in[3] \& in[2] \& \sim in[1]) + (\sim in[3] \& in[1] \& in[0]) + (\sim in[3] \& \sim in[2] \& in[0]) + (\sim in[3] \& \sim in[2] \& in[1]);
16
17
       assign out[4] = (~in[1] & in[2]) | (in[0]);
assign out[3] = (in[2] & in[1] & in[0]) + (~in[3] & in[2] & ~in[1] & ~in[0]) + (in[3] & ~in[
2] & in[1] & ~in[0]) + (~in[2] & ~in[1] & in[0]);
assign out[2] = (in[3] & in[2] & ~in[0]) + (~in[3] & ~in[2] & in[1] & ~in[0]) + (in[3] & in[
18
19
20
       2] & in[1])
       assign out[1] = (in[2] \& in[1] \& \sim in[0]) + (in[3] \& in[1] \& in[0]) + (\sim in[3] \& in[2] \& \sim in[1])
21
       ] & in[0]) + (in[3] & in[2] & ~in[0]);
assign out[0] = (in[2] & ~in[1] & ~in[0]) + (in[3] & in[2] & ~in[1]) + (~in[3] & ~in[2] & ~
22
       in[1] & in[0]) + (in[3] & ~in[2] & in[1] & in[0]);
23
24
       endmodule
25
26
       // Gated D Latch
27
28
       module gated_d_latch(clk, D, Q);
29
30
       input clk, D;
31
32
       output reg Q;
33
       always @ (D, clk)
34
           if (clk)
35
                Q = D;
36
37
       endmodule
38
39
       // Positive Edge Gated Data Flip-Flop
40
41
       module ped_flip_flop(clk, D, Q);
42
43
       input D, clk;
44
       output Q;
45
46
       wire Qm, Qs;
47
48
       gated_d_latch latch_1(~clk, D, Qm);
49
       gated_d_latch latch_2(clk, Qm, Qs);
50
51
52
53
54
       assign Q = Qs;
       endmodule
55
       // Part 5
56
57
       module Part5(
58
           SW, KEY,
59
           HEXO, HEX1, HEX2, HEX3,
60
           HEX4, HEX5, HEX6, HEX7
61
62
       input [15:0] SW;
input [1:0] KEY; // key[0] is clock, key[1] is reset
output [6:0] HEXO, HEX1, HEX2, HEX3;
output [6:0] HEX4, HEX5, HEX6, HEX7;
63
64
65
66
67
68
       reg [15:0] input1, input2;
       reg clk, key_state;
wire [15:0] latch_out;
69
70
       initial key_state <= 0;</pre>
71
```

```
initial clk <= 0;
 73
       initial input2 <= 16'b0;</pre>
 75
       always @ (posedge KEY[0]) begin
 76
          key_state <= 1;
 77
 78
 79
      always @ (SW or KEY[1]) begin
 80
 81
          if (KEY[1] == 0) begin
 82
             input1 <= 16 b0;
 83
          end else begin
 84
             input1 <= SW;
 85
          end
 86
 87
          if (key_state == 1)
 88
             input2 <= SW;
 89
      end
 90
 91
       // simply storing a 16 bit number
      ped_flip_flop bit0(KEY[0], input1[0], latch_out[0]);
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
      // first four displays
111
      seven_segment_display disp0(latch_out[3:0], HEX0);
      seven_segment_display disp1(latch_out[7:4], HEX1); seven_segment_display disp2(latch_out[11:8], HEX2); seven_segment_display disp3(latch_out[15:12], HEX3);
112
113
114
115
116
       // second four displays
117
      seven_segment_display disp4(input2[3:0], HEX4);
       seven_segment_display disp5(input2[7:4], HEX5);
118
      seven_segment_display disp6(input2[11:8], HEX6)
119
       seven_segment_display disp7(input2[15:12], HEX7);
120
121
122
      endmodule
```