```
//
 2
3
      module d_flip_flop(
 4
 5
6
7
8
9
          clk,
          D,
          Q
      );
10
      input D, clk;
11
      output Q;
12
13
      wire Qm, Qs;
14
15
      d_latch(~clk, D, Qm);
16
17
      d_latch(clk, Qm, Qs);
18
      assign Q = Qs;
19
20
21
22
23
24
25
26
27
28
29
30
      endmodule
      // A gated d latch
module d_latch (
          clk,
          D,
          Q
      );
      input Clk, D;
      output Q;
32
33
34
35
      wire S, R, R_g, S_g, Qa, Qb /* synthesis keep */ ;
      assign S = D;
      assign R = \sim D;
36
37
      assign R_g = R \& Clk;
38
      assign S_g = S \& Clk;
39
      assign Qb = \sim (\sim R\_g \& Qa);
40
      assign Qa = \sim(\sim S_g \& Qb);
41
42
43
      assign Q = Qa;
44
      endmodule
45
46
47
      module Part3(
          SW,
48
49
50
51
52
53
54
55
56
          LEDR
      );
      input [1:0] SW;
      output [1:0] LEDR;
      d_flip_flop(SW[0], SW[1], LEDR[0]);
      endmodule
57
58
```