```
// A gated RS latch
// Neil Nie
  1
2
3
4
         module RSLatch (
     Clk,
 5
6
7
8
9
               R,
               S,
               Q
         );
10
11
12
13
14
15
16
17
         input Clk, R, S;
output Q;
         wire R_g, S_g, Qa, Qb /* synthesis keep */;
         assign R_g = R & Clk;
assign S_g = S & Clk;
assign Qa = ~(R_g | Qb);
assign Qb = ~(S_g | Qa);
18
19
20
21
22
23
24
25
26
27
28
29
30
         assign Q = Qa;
         endmodule
         module Part1(
               SW,
               LEDR,
         );
         input [3:0] SW;
output LEDR;
31
32
33
         endmodule
34
```