```
//
// a gated d latch
module d_latch (
        Clk,
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
              Q
         );
        input Clk, D;
output Q;
        wire S, R, R_g, S_g, Qa, Qb /* synthesis keep */ ;
         assign S = D;
         assign R = \sim D;
18
19
20
21
22
23
24
25
26
27
28
29
30
31
33
33
33
37
         assign R_g = R \& Clk;
        assign S_g = S & Clk;
assign Qb = ~(~R_g & Qa);
assign Qa = ~(~S_g & Qb);
         assign Q = Qa;
         endmodule
        module Part2(
              SW,
              LEDR
         );
         input [1:0] SW;
output [1:0] LEDR;
         d_latch(SW[0], SW[1], LEDR[0]);
38
         endmodule
39
```