```
// Part 4
 2
3
4
       // Basic Sequential Logic Lab
// Neil Nie, (c) Nov 7th, 2018
//
 5
6
7
8
9
       module gated_d_latch(
           clk,
           D,
1Ŏ
           Q
11
       );
12
13
       input clk, D;
14
       output reg Q;
15
16
17
       always @ (D, clk)
  if (clk)
18
               Q = D;
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
       endmodule
       module ped_flip_flop(
           clk,
           D,
           Q
       );
       input D, clk;
       output Q;
       wire Qm, Qs;
       gated_d_latch(~clk, D, Qm);
       gated_d_latch(clk, Qm, Qs);
36
37
       assign Q = Qs;
38
       endmodule
39
40
       module ned_flip_flop(
41
           clk,
42
           D,
43
           Q
44
       );
45
46
47
       input D, clk;
       output Q;
48
49
50
51
52
53
54
55
56
57
       wire Qm, Qs;
       gated_d_latch(clk, D, Qm);
       gated_d_latch(~clk, Qm, Qs);
       assign Q = Qs;
       endmodule
58
59
       module Part4(
           SW,
60
           LEDR
61
       );
62
       input [1:0] SW;
63
64
       output [2:0] LÉDR;
65
       gated_d_latch(Sw[0], Sw[1], LEDR[0]);
ped_flip_flop(Sw[0], Sw[1], LEDR[1]);
ned_flip_flop(Sw[0], Sw[1], LEDR[2]);
66
67
68
69
70
       endmodule
71
```