```
// Digital Logic Lab Part 2
  2
3
         // Neil Nie
// (c) Yongyang Nie
  4
 5
6
7
8
9
         // Oct 30th, 2018
         // this only displays nothing or 1.
10
         module half_display(
11
12
               in,
                                      // accepts a four bit input
13
               out
                                      // returns a six bit output
14
15
16
17
         input in;
         input in;  // A
output [6:0] out; // D C B A G
18
19
20
21
22
         assign out[6] = 1;
          assign out[5]
                                    = 1;
         assign out [4] = 1;
         assign out[3] = 1;
assign out[2] = ~in;
assign out[1] = ~in;
23
24
25
26
27
         assign out[0] = 1;
28
         endmodule
29
30
         // full seven segment display module.
31
32
33
         module seven_segment_display(
34
35
               in,
                                      // accepts a four bit input
                                      // returns a six bit output
               out
36
37
         );
         38
39
40
         assign out[6] = (\sim in[3] \& \sim in[2] \& \sim in[1]) + (\sim in[3] \& in[2] \& in[1] \& in[0]);

assign out[5] = (in[3] \& in[2] \& \sim in[1]) + (\sim in[3] \& in[1] \& in[0]) + (\sim in[3] \& \sim in[2] \& in[0]) + (\sim in[3] \& \sim in[2] \& in[1]);

assign out[4] = (\sim in[1] \& in[2]) | (in[0]);

assign out[3] = (in[2] \& in[1] \& in[0]) + (\sim in[3] \& in[2] \& \sim in[1] \& \sim in[0]) + (in[3] \& \sim in[2] \& in[1] \& \sim in[0]) + (\sim in[2] \& \sim in[1] \& \sim in[0]) + (\sim in[3] \& \sim in[1] \& \sim in[0]) + (in[3] \& in[2] \& \sim in[1]);
41
42
43
44
45
          2] & in[1])
         assign out[1] = (in[2] & in[1] & ~in[0]) + (in[3] & in[1] & in[0]) + (~in[3] & in[2] & ~in[1] & in[0]) + (in[3] & in[2] & ~in[0]);
assign out[0] = (in[2] & ~in[1] & ~in[0]) + (in[3] & in[2] & ~in[1]) + (~in[3] & ~in[2] & ~in[1] & in[0]) + (in[3] & ~in[2] & ~in[1] & in[0]);
46
47
48
49
         endmodule
50
51
52
53
54
55
         module two_one_four_bit_mux(
               b,
               sel,
56
57
58
               out
         );
59
          input [3:0] a;
60
          input [3:0] b;
         output [3:0] out;
61
62
          input sel;
63
         assign out[3] = (~sel & a[3])
assign out[2] = (~sel & a[2])
assign out[1] = (~sel & a[1])
                                                                       (sel & b[3]);
(sel & b[2]);
(sel & b[1]);
64
65
66
67
         assign out[0] = (\sim sel \& a[0])
                                                                       (sel & b[0]);
68
69
         endmodule
70
          // returns 1 if in > 9
71
```

// returns 0 if in < 9

```
73
 74
75
 76
 77
 78
 79
 80
 81
82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
```

```
module comparator(
    in,
    out
);
input [3:0] in;
output out;
assign out = in[3] & (in[2] | in[1]);
endmodule
// this converter module convert number > 9 // to the appropriate number
module converter(
    in,
    out
);
input [3:0] in;
output [3:0] out;
assign out[3] = 0;
assign out[2] = in[3] & in[2] & in[1];
assign out[1] = in[3] & in[2] & ~in[1];
assign out[0] = in[3] & in[0];
endmodule
module Part2(
    SW,
    HEX2,
    HEX3
);
input [3:0] SW;
output [6:0] HEX2;
output [6:0] HEX3;
wire compare_out;
wire [3:0] convert_out;
wire [3:0] mux_out;
wire [6:0] display1;
wire [6:0] display0;
comparator(SW, compare_out);
converter(SW, convert_out);
two_one_four_bit_mux(SW, convert_out, compare_out, mux_out);
seven_segment_display(mux_out, display0);
half_display(compare_out, display1);
assign HEX2 = display0;
assign HEX3 = display1;
endmodule
```