```
Date: November 17, 2018
        2
3
        4
       5
6
7
8
9
      10
      11
      12
      13
      14
      15
     16
17
      18
     19
20
21
22
23
24
25
     26
27
     28
29
30
      31
      32
33
      34
35
      36
37
      38
      39
      40
      41
      42
      43
      44
      45
      46
      47
      48
      49
      50
51
52
53
54
55
56
57
      58
59
      60
      61
      62
      63
      64
      65
      66
      67
     68
69
     70
71
72
73
74
75
76
```

```
// Digital Logic Lab Part 4
// Neil Nie
// (c) Yongyang Nie
// Oct 31th, 2018
//
module full_adder(
    a,
    b,
    out,
    cin,
    cout
input a;
input b;
input cin;
output out;
output cout;
assign cout = (a \& b) | cin \& (~a \& b | ~b \& a);
assign out = cin & ~a & ~b | ~cin & ~a & b | cin & a & b | ~cin & a & ~b;
endmodule
module four_bit_adder(
    х,
    у,
    out,
    carry
input [3:0] x;
input [3:0] y;
output [4:0] out;
output carry;
wire [3:0] cout;
full_adder(x[0], y[0], out[0], 0, cout[0]);
full_adder(x[1], y[1], out[1], cout[0], cout[1]);
full_adder(x[2], y[2], out[2], cout[1], cout[2]);
full_adder(x[3], y[3], out[3], cout[2], cout[3]);
assign out[4] = cout[3];
endmodule
// this display only shows one or nothing
module half_display(
                       // accepts a four bit input
// returns a six bit output
    in,
    out
);
input in;  // A
output [6:0] out; // D C B A G
input in;
assign out[6]
assign out[5]
                    = 1;
assign out [4] = 1;
assign out [3] = 1;
assign out[2] = ~in;
assign out[1] = ~in;
assign out[0] = 1;
endmodule
// full seven segment display module.
module seven_segment_display(
```

 /* Parameters

// this is the display unit for part 4.

in: four bit binary input
hex0: display 'in' if in < 9</pre>

// the module is nearly identitical to part 3.

```
display 10 - 'in' if in > 9
147
           hex1: display nothing when in < 9 display 1 when in > 9
148
149
150
151
152
       module display_unit(in, hex0, hex1, convert_out);
153
       input [4:0] in;
output [6:0] hex0;
output [6:0] hex1;
154
155
156
157
158
159
        // declare internal variables
       wire compare_out;
160
        output [3:0] convert_out;
       wire [3:0] mux_out;
161
162
        comparator(in, compare_out);
converter(in[3:0], convert_out); // you only need the last four bits of the input
163
164
165
166
        two_one_four_bit_mux(in[3:0], convert_out, compare_out, mux_out);
167
        seven_segment_display (mux_out, hex0);
168
        half_display(compare_out, hex1);
169
170
        endmodule
171
172
        // -----
173
174
       module Part4(
           SW,
HEXO,
175
176
177
           HEX1,
178
        );
179
       input [7:0] SW;
output [6:0] HEXO;
output [6:0] HEX1;
180
181
182
183
       // assign x & y
wire [3:0] x;
wire [7:4] y;
wire [4:0] sum;
wire [6:0] display0;
wire [6:0] display1;
wire [3:0] mux_out;
184
185
186
187
188
189
190
191
        assign x = SW[3:0];
assign y = SW[7:4];
192
193
194
195
        four_bit_adder(x, y, sum);
196
197
        display_unit(sum, HEX0, HEX1, mux_out);
198
199
        endmodule
200
```