```
// Digital Logic Lab Part 5
 23456789
        // (c) Neil Nie
            Oct 31st, 2018
        module half_display(
                                 // accepts a four bit input
// returns a six bit output
10
11
             out
12
13
14
        input in;  // A
output [6:0] out; // D C B A G
15
16
17
18
        assign out[6] = 1;
19
        assign out [5] = 1;
20
        assign out[4] = 1;
21
        assign out[3] = 1;
22
        assign out[2] = ~in;
assign out[1] = ~in;
23
24
        assign out[0] = 1;
25
26
27
        endmodule
28
        // full seven segment display module.
29
30
        module full_display(
31
32
33
                                 // accepts a four bit input
// returns a six bit output
             in,
             out
34
35
        );
36
37
        38
        assign out[6] = (\sim in[3] \& \sim in[2] \& \sim in[1]) + (\sim in[3] \& in[2] \& in[1] \& in[0]);
assign out[5] = (in[3] \& in[2] \& \sim in[1]) + (\sim in[3] \& in[1] \& in[0]) + (\sim in[3] \& \sim in[2] \& in[1])
39
40
        0]) + (~in[3] & ~in[2] & in[1]);
        assign out[4] = (~in[1] & in[2]) | (in[0]);
assign out[3] = (in[2] & in[1] & in[0]) + (~in[3] & in[2] & ~in[1] & ~in[0]) + (in[3] & ~in[
2] & in[1] & ~in[0]) + (~in[2] & ~in[1] & in[0]);
assign out[2] = (in[3] & in[2] & ~in[0]) + (~in[3] & ~in[2] & in[1] & ~in[0]) + (in[3] & in[
41
42
43
        2] & in[1])
        assign out[1] = (in[2] & in[1] & ~in[0]) + (in[3] & in[1] & in[0]) + (~in[3] & in[2] & ~in[1] & in[0]) + (in[3] & in[2] & ~in[0]);
assign out[0] = (in[2] & ~in[1] & ~in[0]) + (in[3] & in[2] & ~in[1]) + (~in[3] & ~in[2] & ~in[1] & in[0]) + (in[3] & ~in[2] & ~in[1] & in[0]);
44
45
46
47
        endmodule
48
49
50
51
52
53
54
55
        module Part5(
             SW,
             HEXO.
             HEX1
        );
56
57
58
        // declare and assign all wires
59
                    [8:0] SW;
        input
        output [6:0] HEXO:
60
        output [6:0] HEX1;
61
62
63
        wire [3:0] A;
wire [3:0] B;
64
        wire \bar{c}_0;
65
        assign A = SW[3:0];
66
        assign B = SW[7:4];
67
68
        assign c_0 = SW[8];
69
70
        // ----- the fun begins
71
```

```
reg [3:0] sum;
reg [3:0] z;
reg [3:0] s0;
reg c_1;
 73
74
75
76
77
78
        always @ (A or B or c_0) begin
          sum = A + B + c_0;
 79
 80
        always @ (sum or z or c_1) begin
  if (sum > 10) begin
   z = 10;
   c_1 = 1;
 81
82
 83
 84
 85
            end else begin
 86
                z = 0;
 87
                c_1 = 0;
            end
 88
 89
            s0 = sum - z;
 90
91
 92
93
        // ----- the fun ends
        wire [6:0] display0;
wire [6:0] display1;
 94
 95
 96
 97
        full_display(s0, display0);
 98
        half_display(c_1, display1);
 99
100
        assign HEX1 = display1;
101
        assign HEX0 = display0;
102
103
        endmodule
```

Date: November 14, 2018

104

Project: Part5