```
2
3
       // Digital Logic Display & Number Lab
       // Part 1
// Neil Nie
 4
       // (c) Oct 28th, 2018.
 5
6
7
 8
       module seven_segment_display(
                            // accepts a four bit input
// returns a six bit output
10
11
           out
12
       );
13
       input [3:0]_in; // A B C D
14
15
       output [6:0] out; // D C B A G
16
17
       // waiting to be implemented
18
       assign out[6] = (~in[3] & ~in[2] & ~in[1])
assign out[5] = (in[3] & in[2] & ~in[1])
in[0]) + (~in[3] & ~in[2] & in[1]);
                                                                      + (~in[3] & in[2] & in[1] & in[0]);
+ (~in[3] & in[1] & in[0]) + (~in[3] & ~in[2] &
19
20
       assign out [4] = (\sim in[3] \& in[0])
21
                                                                      + (~in[3] & in[2] & ~in[1]) + (~in[2] & ~in[1]
       & in[0]);
       assign out[3] = (in[2] & in[1] & in[0]) + (~in[3] 

~in[2] & in[1] & ~in[0]) + (~in[2] & ~in[1] & in[0]);

assign out[2] = (in[3] & in[2] & ~in[0]) + (~in[3]
22
                                                                       + (~in[3] & in[2] & ~in[1] & ~in[0]) + (in[3] &
23
                                                                      + (~in[3] & ~in[2] & in[1] & ~in[0]) + (in[3] &
       in[2] & in[1]);
assign out[1] = (in[2] & in[1] & ~in[0])
24
                                                                       + (in[3] & in[1] & in[0]) + (~in[3] & in[2] & ~
       in[1] & in[0]) + (in[3] & in[2] & ~in[0]);
assign out[0] = (in[2] & ~in[1] & ~in[0]) + (in[3] & ~in[1] & in[0]);
25
                                                                       + (in[3] & in[2] & ~in[1]) + (~in[3] & ~in[2] &
26
27
       endmodule
28
29
      module Part1(
30
31
           SW,
32
           HEX0,
33
       );
34
35
       input [3:0] SW;
36
37
       output [6:0] HEXO;
38
      wire [6:0] out;
39
40
       seven_segment_display(SW, out);
41
42
       assign HEX0 = out;
43
44
       endmodule
45
```