```
//
// Digital Logic Lab Part 3
// Ripple Carry Adder
// (c) Neil Nie
// Oct 31st, 2018
//
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
          module full_adder(
                a,
                b,
                out,
                cin,
                cout
          );
          input a;
input b;
18
19
20
21
22
23
24
25
26
27
28
29
30
31
33
33
33
37
          input cin;
          output out;
          output cout;
          assign cout = (a \& b) \mid cin \& (\sim a \& b \mid \sim b \& a);
assign out = cin \& \sim a \& \sim b \mid \sim cin \& a \& b \mid \sim cin \& a \& \sim b;
          endmodule
          module Part3(
                 SW,
                LEĎR
          );
          input [7:0] SW;
output [3:0] LEDR;
38
          endmodule
39
```