```
2
3
        // Digital Logic Lab Part 4
       // Neil Nie
// (c) Yongyang Nie
// Oct 31th, 2018
 4
 5
6
7
8
9
       module full_adder(
10
            a,
11
            b,
12
            out,
13
            cin.
14
            cout
15
16
17
       input a;
        input b;
18
19
20
21
22
23
24
25
26
27
       input cin;
       output out;
       output cout;
       assign cout = (a \& b) | cin \& (~a \& b | ~b \& a);
       assign out = cin & ~a & ~b | ~cin & ~a & b | cin & a & b | ~cin & a & ~b;
       endmodule
28
29
30
       module four_bit_adder(
            х,
31
            у,
32
33
            out,
            carry
34
35
36
37
       input [3:0] x;
input [3:0] y;
output [4:0] out;
38
39
       output carry;
40
41
       wire [3:0] cout;
42
       full_adder(x[0], y[0], out[0], 0, cout[0]);
full_adder(x[1], y[1], out[1], cout[0], cout[1]);
full_adder(x[2], y[2], out[2], cout[1], cout[2]);
full_adder(x[3], y[3], out[3], cout[2], cout[3]);
43
44
45
46
47
        assign out[4] = cout[3];
48
49
       endmodule
50
51
52
53
54
55
56
57
       // this display only shows one or nothing
       module half_display(
                               // accepts a four bit input
// returns a six bit output
            in,
            out
       );
58
59
       input in;  // A
output [6:0] out; // D C B A G
       input in;
60
61
62
63
       assign out[6]
       assign out[5]
64
                             = 1;
       assign out [4] = 1;
65
       assign out [3] = 1;
66
       assign out[2] = ~in;
assign out[1] = ~in;
assign out[0] = 1;
67
68
69
70
71
72
73
74
75
76
       endmodule
       // a full full seven segment display module.
       module full_display(
                               // accepts a four bit input
```

```
// returns a six bit output
 78
 79
         input [3:0] in;    // A B C D
output [6:0] out;    // F E D C B A
 80
 81
 82
 83
         assign out [6] = (\sim in[3] \& \sim in[2] \& \sim in[1]) + (\sim in[3] \& in[2] \& in[1] \& in[0]);
         assign out[6] = (~in[3] & ~in[2] & ~in[1]) + (~in[3] & in[2] & in[1] & in[0]);
assign out[5] = (in[3] & in[2] & ~in[1]) + (~in[3] & in[1] & in[0]) + (~in[3] & ~in[2] & in[
0]) + (~in[3] & ~in[2] & in[1]);
assign out[4] = (~in[1] & in[2]) | (in[0]);
assign out[3] = (in[2] & in[1] & in[0]) + (~in[3] & in[2] & ~in[1] & ~in[0]) + (in[3] & ~in[
2] & in[1] & ~in[0]) + (~in[2] & ~in[1] & in[0]);
assign out[2] = (in[3] & in[2] & ~in[0]) + (~in[3] & ~in[2] & in[1] & ~in[0]) + (in[3] & in[2] & in[1]);
 84
 85
 86
 87
         2] & in[1])
 88
         assign out[1] = (in[2] \& in[1] \& \sim in[0]) + (in[3] \& in[1] \& in[0]) + (\sim in[3] \& in[2] \& \sim in[1]
         ] & in[0]) + (in[3] & in[2] & ~in[0]); 
assign out[0] = (in[2] & ~in[1] & ~in[0]) + (in[3] & in[2] & ~in[1]) + (~in[3] & ~in[2] & ~
in[1] & in[0]) + (in[3] & ~in[2] & in[1] & in[0]);
 89
 90
 91
         endmodule
 92
 93
         module two_one_four_bit_mux(a, b, sel, out);
 94
         input [3:0] a;
input [3:0] b;
output [3:0] out;
 95
 96
 97
 98
         input sel;
 99
         assign out[3] = (~sel & a[3])
assign out[2] = (~sel & a[2])
assign out[1] = (~sel & a[1])
                                                          (sel & b[3]);
100
                                                          (sel & b[2]);
(sel & b[1]);
101
102
103
         assign out[0] = (\simse] & a[0]) | (se] & b[0]);
104
105
         endmodule
106
         // returns 1 if in > 9
// returns 0 if in < 9</pre>
107
108
109
110
         module comparator(
111
112
              in,
113
              out
114
115
         );
116
117
         input [4:0] in;
118
         output out;
119
120
         assign out = in[4] | in[3] & (in[2] | in[1]);
121
         endmodule
122
123
124
         // this converter module convert number > 9
125
         // to the appropriate number
126
127
         module converter(
128
129
              in,
130
              out
131
         );
132
         input [3:0] in;
output [3:0] out;
133
134
135
         136
137
138
         [1] & ~in[0]);
139
         assign out[0] = (in[3] \& in[0]) | (in[2] \& in[1] \& in[0]);
140
141
         endmodule
142
143
         // this is the display unit for part 4.
144
145
         // the module is nearly identitcal to part 3.
         ∕⁄* Parameters
146
```

```
147
          148
149
150
151
152
153
154
      module display_unit(
155
156
157
158
          hex0,
159
          hex1
160
       );
161
      input [4:0] in;
output [6:0] hex0;
output [6:0] hex1;
162
163
164
165
166
       // declare internal variables
167
       wire
                     compare_out;
      wire [3:0] wire [3:0]
168
                     convert_out;
169
                    mux_out;
170
171
       comparator(in, compare_out);
172
       converter(in[3:0], convert_out); // you only need the last four bits of the input
173
174
       two_one_four_bit_mux(in[3:0], convert_out, compare_out, mux_out);
       full_display(mux_out, hex0);
half_display(compare_out, hex1);
175
176
177
178
       endmodule
179
180
       // -----
181
182
       module Part4(
183
184
          SW,
185
          HEX0.
186
          HEX1
187
       );
188
      input [7:0] SW;
output [6:0] HEXO;
output [6:0] HEX1;
189
190
191
192
193
       // assign x & y
      wire [3:0] x;
wire [7:4] y;
wire [4:0] sum;
wire [6:0] display0;
wire [6:0] display1;
194
195
196
197
198
199
200
       assign x = SW[3:0];
201
       assign y = SW[7:4];
202
203
       four_bit_adder(x, y, sum);
204
205
       display_unit(sum, display0, display1);
206
207
       assign HEX0 = display0;
208
       assign HEX1 = display1;
209
210
       endmodule
211
```