51

```
//
// Finite State Machine Pattern Detector
 2
 4
        module FiniteStateMachine (KEY, LEDR, CLOCK_50);
 5
 6
        input [1:0] KEY;
input CLOCK_50;
output [17:0] LEDR;
 .
8
9
10
        wire out_1hz;
wire in;
11
12
        wire out;
13
14
        wire SO;
15
        wire S1;
16
17
        wire SO_;
        wire S1_;
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
        assign in = \sim KEY[0];
        // setup a one hertz clock
        clock_1hz clock(
             .clk(CLOCK_50),
.out(out_1hz)
        );
        // the first flip flop (setting S0)
        ped_flip_flop fp_1(
    .clk(out_1hz),
    .D(SO_),
    .Q(SO)
        );
        // the second flip flop (setting S1)
ped_flip_flop fp_2(
36
37
             .clk(out_1hz),
.D(S1_),
.Q(S1)
38
39
        );
40
        // the boolean expression for S0, S1, and out assign S0_ = in & ((~S0 & S1) | (S0 & ~S1) | (S0 & S1)); assign S1_ = in & ((~S0 & ~S1) | (S0 & ~S1) | (S0 & S1)); assign out = (S0 & S1);
41
42
43
44
45
46
        // 17th LED is the clock. Oth LED is the output
47
        assign LEDR[0] = out;
assign LEDR[17] = out_1hz;
48
49
50
        endmodule
```