```
1
2
3    module ped_flip_flop(clk, D, Q);
4
5    input D, clk;
6    output Q;
7
8    wire Qm, Qs;
9
10    gated_d_latch latch1(
        .clk(~clk),
12        .Q(Qm)
14    );
15
16    gated_d_latch latch2(
        .clk(clk),
18        .D(Qm),
19        .Q(Qs)
20    );
21    assign Q = Qs;
23    endmodule
```