```
1   //
2   // Finite State Machine Pattern Detector
3
4   module FiniteStateMachine(KEY, LEDR, CLOCK_50);
5
6   input [1:0] KEY;
7   input CLOCK_50;
8   output [17:0] LEDR;
9
10  wire out_1hz;
11  wire in;
12  wire out;
13
14  wire S0;
15  wire S1;
16  wire S0_;
17  wire S1_;
18
19  assign in = ~KEY[0];
20
21  // setup a one hertz clock
22  clock_1hz clock(
23     .clk(CLOCK_50),
24     .out(out_1hz)
25  );
26
27  // the first flip flop (setting S0)
28  ped_flip_flop fp_1(
29     .clk(out_1hz),
30     .D(S0_),
31     .Q(S0)
32  );
33
34  // the second flip flop (setting S1)
35  ped_flip_flop fp_2(
36     .clk(out_1hz),
37     .D(S1_),
38     .Q(S1)
39  );
40
41  // the boolean expression for S0, S1, and out
42  assign S0_ = in & ((~S0 & S1) | (S0 & ~S1) | (S0 & S1));
43  assign S1_ = in & ((~S0 & ~S1) | (S0 & ~S1) | (S0 & S1));
44  assign out = (S0 & S1);
45
46  // 17th LED is the clock. 0th LED is the output
47  assign LEDR[0] = out;
48  assign LEDR[17] = out_1hz;
49
50  endmodule
51
```