```
23456789
       module clock_1hz(clk, out);
       input clk;
output out;
       // generate 1 Hz from 50 MHz
reg [25:0] count_reg = 0;
reg out_1hz = 0;
10
11
       always @(posedge clk) begin
12
13
14
15
16
17
             if (count_reg < 25000000) begin</pre>
                   count_reg <= count_reg + 1;</pre>
             end else begin
                    count_reg <= 0;</pre>
                   out_1hz <= ~out_1hz;</pre>
18
19
20
21
22
23
24
             end
       end
       assign out = out_1hz;
       endmodule
```