```
2
         // Verilog Lab Part 5
         // Neil Nie, Deerfield Academy
// CS 603, Ben Bakker
// (c) 2018, All Rights Reserv
//
 4
             (c) 2018, All Rights Reserved
 5
6
7
 8
         // Lab Part 3
 9
10
         module two_bit_4to1_mux(
11
               inO,
12
               in1,
               in2,
13
14
               in3,
15
               sel,
16
              out
17
18
19
         input [1:0] in0;
20
         input [1:0] in1;
21
         input [1:0] in2;
22
         input [1:0] in3;
input [1:0] sel;
output [1:0] out;
23
24
25
26
         wire [1:0] buffer_1;
27
         wire [1:0] buffer_2;
28
                                                                                          (sel[0] & in1[1]);
(sel[0] & in1[0]);
(sel[0] & in3[1]);
         assign buffer_1[0] = (~sel[0] & in0[1]) |
assign buffer_1[1] = (~sel[0] & in0[0]) |
assign buffer_2[0] = (~sel[0] & in2[1]) |
29
30
31
32
         assign buffer_2\begin{bmatrix} 1 \end{bmatrix} = (\sim sel \begin{bmatrix} 0 \end{bmatrix} & in2\begin{bmatrix} 0 \end{bmatrix}) | (sel \begin{bmatrix} 0 \end{bmatrix} & in3\begin{bmatrix} 0 \end{bmatrix});
33
         34
35
36
37
         endmodule
38
39
         module display(
40
               in,
41
               hex
42
         );
43
44
         input [1:0] in;
45
         output [6:0] hex;
46
         assign hex[0] = (~in[1] & ~in[0]) + (in[1] & ~in[0]);
assign hex[1] = (~in[1] & in[0]);
assign hex[2] = (~in[1] & in[0]);
assign hex[3] = (in[1] & ~in[0]);
assign hex[4] = (in[1] & ~in[0]);
assign hex[5] = (~in[1] & ~in[0]) + (in[1] & ~in[0]);
assign hex[6] = (in[1] & ~in[0]) + (in[1] & in[0]);
47
48
49
50
51
52
53
         assign hex[6] = (in[1] \& \sim in[0]) + (in[1] \& in[0]);
54
55
56
         endmodule
57
58
         module Part5(
59
60
               SW,
61
               HEX0,
62
               HEX1,
63
               HEX2,
64
              HEX3
65
         );
66
         input [9:0] SW;
output [6:0] HEXO;
output [6:0] HEX1;
output [6:0] HEX2;
output [6:0] HEX3;
67
68
69
70
71
         wire [1:0] mux0_out;
wire [1:0] mux1_out;
wire [1:0] mux2_out;
wire [1:0] mux3_out;
73
74
75
76
```

```
 \begin{array}{l} \mathsf{two\_bit\_4to1\_mux} \, (\mathsf{SW[1:0]}, \, \, \mathsf{SW[3:2]}, \, \, \mathsf{SW[5:4]}, \, \, \mathsf{SW[7:6]}, \, \, \mathsf{SW[9:8]}, \, \, \mathsf{mux0\_out}); \\ \mathsf{two\_bit\_4to1\_mux} \, (\mathsf{SW[3:2]}, \, \, \mathsf{SW[5:4]}, \, \, \mathsf{SW[7:6]}, \, \, \mathsf{SW[1:0]}, \, \, \mathsf{SW[9:8]}, \, \, \mathsf{mux1\_out}); \\ \mathsf{two\_bit\_4to1\_mux} \, (\mathsf{SW[5:4]}, \, \, \mathsf{SW[7:6]}, \, \, \mathsf{SW[1:0]}, \, \, \mathsf{SW[3:2]}, \, \, \mathsf{SW[9:8]}, \, \, \mathsf{mux2\_out}); \\ \mathsf{two\_bit\_4to1\_mux} \, (\mathsf{SW[7:6]}, \, \, \mathsf{SW[1:0]}, \, \, \mathsf{SW[3:2]}, \, \, \mathsf{SW[9:8]}, \, \, \mathsf{mux3\_out}); \\ \end{array} 
   78
   79
   80
   81
   82
                  wire [6:0] display_out0;
wire [6:0] display_out1;
wire [6:0] display_out2;
wire [6:0] display_out3;
   83
   84
   85
   86
   87
   88
                  display(mux0_out, display_out0);
   89
                  display(mux1_out, display_out1);
                  display(mux2_out, display_out2);
display(mux3_out, display_out3);
   90
   91
   92
   93
   94
                  assign HEX0 = display_out0;
   95
                  assign HEX1 = display_out1;
   96
                  assign HEX2 = display_out2;
   97
                  assign HEX3 = display_out3;
   98
   99
100
                  endmodule
101
102
```