```
//
// Lab Part 3
// Neil Nie (c) 2018
//
2
3
4
5
6
7
8
9
10
11
           module Part3(
                   SW,
                   LEĎR
            );
12
13
            input [9:0] SW;
14
            output [1:0] LÉDR;
15
           wire [1:0] U;
wire [1:0] V;
wire [1:0] W;
wire [1:0] X;
wire [1:0] out;
wire [1:0] sel;
wire [1:0] buffer_1;
wire [1:0] buffer_2;
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
           assign U = SW[1:0];
assign V = SW[3:2];
assign W = SW[5:4];
assign X = SW[7:6];
            assign sel = SW[9:8];
            assign buffer_1[1] = (\simsel[0] & U[1]) | (sel[0] & V[1]); assign buffer_1[0] = (\simsel[0] & U[0]) | (sel[0] & V[0]); assign buffer_2[1] = (\simsel[0] & W[1]) | (sel[0] & X[1]); assign buffer_2[0] = (\simsel[0] & W[0]) | (sel[0] & X[0]);
31
32
33
34
35
36
37
            38
39
            endmodule
```

40