```
//
// Part 4 Verilog
// Neil Nie
// (C) Oct 24th, 2018
// Seven Segment Decoder
   1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
             module Part4(
                     SW,
                     HEX0
             );
             input [1:0] SW;
             output [6:0] HÉXO;
             wire [1:0] in;
18
19
20
21
22
23
24
25
26
27
              assign in = SW;
            assign HEX0[0] = ~in[1] & ~in[0];
assign HEX0[1] = (~in[1] & in[0]);
assign HEX0[2] = (~in[1] & in[0]) + (in[1] & ~in[0]);
assign HEX0[3] = 0;
assign HEX0[4] = 0;
assign HEX0[5] = (~in[1] & ~in[0]) + (in[1] & ~in[0]);
assign HEX0[6] = 0;
28
29
30
              endmodule
```