```
//
// Learning Verilog
// Lab 1
// Neil Nie, (c) 2018
//
 23456789
       10
11
       );
12
13
       input [8:0] SW; // assign those switches as inputs output [3:0] LEDR;// assigne the LEDs as outputs
14
15
16
17
       wire X;
wire Y;
wire S;
18
19
20
21
22
23
24
25
26
27
28
29
30
       assign X = SW[3:0];
assign Y = SW[7:4];
assign S = SW[8];
       //assign LEDR
       31
32
       endmodule
```

33