


8202 DYNAMIC RAM CONTROLLER

- Provides All Signals Necessary to-Control 2104A, 2117, or 2118 Dynamic Memories
- Directly Addresses and Drives Up to 128K Bytes Without External Drivers
- Provides Address Multiplexing and Strobes
- Provides a Refresh Timer and a Refresh Counter
- Refresh Cycles May be Internally or Externally Requested

- Provides Transparent Refresh Capability
- Fully Compatible with Intel® 8080A, 8085A and 8086 Microprocessors
- Decodes 8085A Status for Advanced Read Capability
- Provides System Acknowledge and Transfer Acknowledge Signals
- Internal or External Clock Capability

The 8202 is a Dynamic RAM System Controller designed to provide all signals necessary to use 2104A, 2117, or 2118 Dynamic RAMs in microcomputer systems. The 8202 provides multiplexed addresses and address strobes, as well as refresh/access arbitration. Refresh cycles can be started internally or externally.



PIN DESCRIPTIONS


Pin Name	#	1/0	Pin Description	Pin Name	#	1/0	O Pin Description
AL ₀ AL ₁ AL ₂ AL ₃ AL ₄ AL ₅ AL ₆ /OP ₃	6 8 10 12 14 16 18	1 1	Low-Order Address. These Address inputs are used to generate the Row Address for the Multiplexer. If the AL6/OP3 input is pulled to +12V through a 5K Ω resistor, the 8202 configures itself for 4K RAMs. If AL6/OP3 is driven with TTL levels, the 8202 configures itself for 16K RAMs.	RD/S₁	32	ı	Read/S ₁ input. This input is used to request a read cycle. In normal operation, a low on this input informs the arbiter that a read cycle is requested. In the Advanced Read Mode, this input is designed to accept the S1 status signal from the 8085A (fully decoded for a read). The trailing edge of ALE informs the
AH ₀ AH ₁	5 4		High-Order Address. These Address inputs are used to generate				arbiter that a read cycle is requested by latching S ₁ .
AH ₂ AH ₃ AH ₄ AH ₅	3 2 1 39	 	the Column Address for the Multi- plexer. If the 8202 is configured for 4K RAMs, AH ₆ can be used as an active high Chip select for the mem-	WR	31	I	Write Input. This input is used to request a write cycle. A low on this input informs the arbiter that a write cycle is desired.
AH ₆	38 7		ory controlled by 8202. For 16K RAM operation, AH ₆ becomes the most significant column address bit. Output of the Multiplexer. These	PCS	33	I	Protected Chip Select. A low on this input enables the \overline{WR} and \overline{RD}/S_1 inputs. \overline{PCS} is protected against termination.
OUT ₁ OUT ₂ OUT ₃ OUT ₄ OUT ₅ OUT ₆	9 11 13 15 17	00000	outputs are designed to drive the addresses of the Dynamic RAM array. For 4K RAM operation, \overline{OUT}_6 is designed to drive the 2104A \overline{CS} input. (Note that the \overline{OUT}_{0-6} pins do not require inverters or drivers for proper operation.	REFRQ/ ALE	34	I	minating a cycle in progress. Refresh Request/Address Latch Enable. During normal operation, a high on this input indicates to the arbiter that a refresh cycle is being requested. In the Advanced Read Mode, this input is used to latch the state of the 8085 S1 signal into the
WĒ	28		Write Enable. This output is designed to drive the Write Enable inputs of the Dynamic RAM array.				RD/S ₁ input. If S ₁ is high at this time, a Read Cycle is requested. In this mode, transparent refresh is not possible.
CAS	27	U	Column Address Strobe. This output is used to latch the Column Address into the Dynamic RAM array.	XACK	29	0	Transfer acknowledge. This output is a strobe indicating valid data during a read cycle or data written
RAS ₀ RAS ₁ RAS ₂	21 22 23	0	Row Address Strobe. These outputs are used to latch the Row Address into the bank of dynamic RAMs,				during a write cycle. XACK can be used to latch valid data from the RAM array.
B ₀ B ₁ /OP ₁	26 24 25		selected by the 8202 Bank Address pins (B_0 , B_1/OP_1) Bank Address. These inputs are used to select one of four banks of dynamic RAM via the \overline{RAS}_{0-3} outputs. If the B_1/OP_1 input is pulled to $+12V$ through a $1K\Omega$ resistor, the 8202 configures itself to the Advanced Read mode. This mode	SACK	30		System Acknowledge. This output indicates the beginning of a memory access cycle. It can be used as an advanced transfer acknowledge to eliminate wait states. (Note: If a memory access request is made during a refresh cycle, SACK is delayed until XACK in the memory access cycle).
			changes the function of the 8202 RD/S1 and REFRQ/ALE inputs and disables the RAS0 and RAS1 outputs.	X ₀ /OP ₂ X ₁ /CLK	36 37	1	Crystal Inputs. These inputs are designed for a quartz crystal to control the frequency of the oscillator. If X_0/OP_2 is pulled to +12V through a 1K Ω resistor, X_1/CLK becomes a TTL input for an external clock.
				TNK	35		Tank. This pin is used for a tank circuit connection.
				Vcc	40		+ 5V ± 10%
				Vss	20		Ground.

BASIC FUNCTIONAL DESCRIPTION

The 8202 consists of six basic blocks; the oscillator, the arbiter, the refresh timer, the refresh counter, the multiplexer, and the timing and control block.

Oscillator

The oscillator provides the basic timing for all 8202 operations. The oscillator circuit is designed primarily for use with an external series resonant fundamental mode crystal. Overtone crystals may be used with the tank circuit shown in Figure 1. A small capacitor (3–5) pF should be placed in series with any crystal to block D.C. stress and assure oscillation at the proper frequency.



The tank input to the oscillator allows the use of overtone mode crystals. The tank circuit shunts the crystal's fundamental and high overtone frequencies and allows the third harmonic to oscillate. The external LC network is connected to the TANK input and is AC coupled to ground.

If the X_0/OP_2 pin is pulled to +12V, through a 1K Ω resistor, the 8202 can be driven by a TTL clock on the X_1/CLK input. No tank circuit is required in this mode.

Arbiter

The 8202 provides 3 different operational cycles:

- 1. Read Cycle
- 2. Write Cycle
- 3. Refresh Cycle

The read and write cycles are initiated by external requests ($\overline{\text{RD}}/\text{S}_1$ and $\overline{\text{PCS}}$ or $\overline{\text{WR}}$ and $\overline{\text{PCS}}$). A refresh cycle may be initiated by the internal refresh timer, or by an external request (REFRQ/ALE). The arbiter resolves conflicts between cycle requests and cycles in execution.

If the B₁/OP₁ input is pulled to +12V through a $1K\Omega$ resistor (Advanced Read mode), \overline{RD}/S_1 becomes an input for the S₁ status signal of the 8085A (fully decoded for read). REFRQ/ALE becomes an input for the ALE signal of the 8085 (used to latch S₁. If S₁ is "high" at the falling edge of ALE, a read cycle will be requested. Transparent refresh is not possible in this mode.

Refresh Timer

The refresh timer is a simple timer that indicates to the arbiter that it is time for a refresh cycle. The refresh timer is reset when a refresh cycle is requested.


Refresh Counter

The refresh counter contains the address of the row to be refreshed. This counter is incremented after every refresh cycle.

Multiplexer

The multiplexer is designed to provide the dynamic RAM array with row addresses, column addresses and refresh addresses at the proper times. Its inputs consist of AL_{0-5} , AL_{6}/OP_{3} , AH_{0-6} , and the refresh counter.

If AL₆/OP₃ is pulled to +12V through a $5K\Omega$ resistor, the 8202 configures itself for 4K RAMs. In this mode, AL₀₋₅ provides the multiplexer with the six bit row address. AH₀₋₅ provides the multiplexer with the six bit column address.



 $\overline{\text{OUT}}_{0-5}$ provide the RAM array with twelve bits of multiplexed address. AH₆ can be used as an active high chip select for the RAM array if $\overline{\text{OUT}}_6$ drives $\overline{\text{CS}}$. Note that the $\overline{\text{OUT}}_{0-6}$ signals do not require inverters or drivers.

If the 8202 is configured for 16K RAMs, AL_{0-5} and AL_{6}/OP_{3} provide the multiplexer with seven bits of row

address. \overline{OUT}_{0-6} provides it with seven bits of column address. \overline{OUT}_{0-6} provides the RAM array with fourteen bits of multiplexed address.

Timing and Control Block

The timing and control block executes one of three operational cycles at the request of the arbiter (Read, Write, and Refresh cycles). It provides the RAM array with WE, CAS, and RAS signals. It provides the CPU with transfer and system acknowledge (XACK and SACK) signals. It controls the multiplexer during all cycles. It resets the refresh timer and increments the refresh counter during refresh cycles.

Inputs B_0 and B_1/OP_1 are used to select one of four banks of dynamic RAM via the \overline{RAS}_{0-3} outputs.

If B_1/OP_1 is pulled to +12V through a $1K\Omega$ resistor, the 8202 configures itself to the Advanced Read Mode. This mode changes the function of the \overline{RD}/S_1 and \overline{REFRO}/ALE inputs and disables the \overline{RAS}_0 and \overline{RAS}_1 outputs.

SYSTEM OPERATION

The 8202 is always in one of the following states:

- 1 Idle
- 2. Performing a Test Cycle.
- 3. Performing a Write Cycle.
- 4. Performing a Read Cycle.
- 5. Performing a Refresh Cycle.


Idle

When the 8202 is idle, no cycle is in progress, the arbiter monitors internal and external cycle requests, and the refresh timer counts towards an internal refresh cycle request. (Fig. X.1)

While the 8202 is idle, the arbiter samples access cycle requests and refresh cycle requests, internal or external, on the rising edge of clock. If both Read and Write cycle requests are active when sampled, a test cycle is started. If a write-cycle request is active when sampled, a write cycle is started. If a read cycle request is active when sampled, a read cycle is started. If a refresh cycle request was previously pulsed or is active when sampled, a refresh cycle is started. Due to internal delays, if an access cycle request and a refresh cycle request occur simultaneously, the access cycle will be executed before the refresh cycle is executed.

Test Cycle

When a test cycle is started, (Read and Write Cycle Requests both active when sampled) the refresh counter is set to zero and the delayed SACK mode is reset, while the 8202 executes a write cycle. This cycle is used for testing only and is not recommended for normal system operation.



Write Cycle (Fig. X.2)

When a write cycle is started, (Write-Cycle Request active when sampled) the Multiplexer drives the OUT 0-6 pins with the low order address. Then, if the delayed SACK Mode is not set, SACK is activated. The row address is strobed into the selected bank of RAMs. The multiplexer then drives the OUT 0-6 pins with the high order address and the write enable (WE) pin is activated. The column address is then strobed into the RAM array.

Near the end of the cycle, the XACK output is activated. If the Delayed SACK Mode is set, SACK had the same timing as XACK. At the end of the cycle, all signals are deactivated, the Delayed SACK Mode is exited, and the precharge time begins. After the precharge time, the 8202 re-enters the idle state. The refresh timer continues to count during access cycles.


If the REFRQ pin is pulsed or held active while a write cycle is in progress, a refresh cycle will occur immediately following the write cycle, if the Advanced Read Mode is not selected.


Read Cycle (Fig. X.3)

Read cycle operation is the same as write cycle operation, except the write enable (\overline{WE}) signal is not activated.

If the REFRQ pin is pulsed or held active while a read cycle is in progress, a refresh cycle will occur immedi-

ately following the read cycle, if the Advanced Read Mode is not selected.






Refresh Cycle (Fig. X.4)

When a refresh cycle is started, (refresh-cycle request previously pulsed or active when sampled) the 8202 resets the Refresh Timer. The Multiplexer drives the OUT 0-6 pins with the refresh address contained in the

Refresh Counter. The 8202 then activates the Row Address Strobe (RAS 0-3) signals. At the end of the refresh cycle, all signals are deactivated, the refresh counter is incremented, and the precharge time begins. After the precharge time, the 8202 re-enters the Idle State.




Hidden Refresh Cycle


Distributed hidden refresh operation is most efficient if REFRQ is strobed during a command cycle such as fetch, where it is intended for the refresh cycle to follow. This is illustrated for 8085 in the following diagram.

System Configurations

Currently, there exists a wide range of processor bus structures, processor speeds, and memory speeds. As a result, the 8202 offers many possible system configurations with equally many cost-performance tradeoffs.

The following system block diagram illustrates just one of the possible system configurations supported by the 8202:





Other system configurations are described in the Intel, Application Note AP45, "Using the 8202 Dynamic RAM Controller." Other related documents are:

- "Intel Memory Design Handbook" (Dynamic Ram sections).
- AR-1, "Simplify Your Dynamic RAM/Microprocessor Interface."
- AP-38, "Application Techniques for the Intel 8085A Bus."

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C Storage Temperature -65°C to +150°C Voltage On Any Pin With Respect to Ground -0.5V to +7V¹

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0$ °C to 70 °C; $V_{CC} = 5.0V \pm 10\%$; GND = 0V

Symbol	Parameter	Min	Max	Units	Test Conditions
V _C	Input Clamp Voltage		- 1.0	٧	$I_C = -5 \text{ mA}$
lcc	Power Supply Current		250	mA	
l _F	Forward Input Current X ₁ /CLK All Other Inputs		- 2.0 - 320	mΑ μΑ	$V_F = 0.45V$ $V_F = 0.45V$
I _R	Reverse Input Current		40	μΑ	V _R = V _{CC}
V _{OL}	Output Low Voltage SACK, XACK All Other Outputs		0.45 0.45	V V .	I _{OL} = 5 mA I _{OL} = 3 mA
V _{OH}	Output High Voltage SACK, XACK All Other Outputs	2.4 2.6		V	I _{OH} = -1 mA I _{OH} = -1 mA
V _{IL}	Input Low Voltage		0.8	V	V _{CC} = 5.0V
V _{IH}	Input High Voltage	2.0		V	$V_{CC} = 5.0V$

CAPACITANCE

Symbol	Parameter	Min	Max	Units	Test Conditions	
C _{IN}	Input Capacitance		30	pF	F = 1 MHz V _{BIAS} = 2.5V, V _{CC} = 5V T _A = 25°C	

 $^{^{1}}$ = 0.5V to + 10.0 volts for pins 18, 25, 36.

A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70 °C, $V_{CC} = 5V \pm 10$ %

Loading: 32 devices

SACK, XACK OUT₀ - OUT₆ RAS₁ - RAS₄ WE

CAS

CL = 160 pFCL = 115 pFCL = 224 pFCL = 320 pF

CL= 30 pF

Measurements made with respect to RAS₁ - RAS₄, CAS, WE, OUT₀ - OUT₆ are at 2.4V and 0.8V. All other pins are measured at 1.5V.

Symbol	Parameter	Min	Max	Units	
t _P	Clock (Internal/External) Period (See Note 1)	40	DC	ns	
t _{RC}	Memory Cycle Time	10 t _P – 30	12 t _P	ns	
t _{RAH}	Row Address Hold Time	t _P – 10		ns	
t _{ASR}	Row Address Setup Time	t _{PH}		ns	
t _{CAH}	Column Address Hold Time	5 t _P		ns	
tasc	Column Address Setup Time	t _P – 35		ns	
t _{RCD}	RAS to CAS Delay Time	2 t _P – 10	2 t _P + 30	ns	
twcs	WE Setup to CAS	t _P - 40		ns	
t _{RSH}	RAS Hold Time after CAS	5 t _P – 30		ns	
tcas	CAS Pulse Width	5 t _P		ns	
t _{RP}	RAS Precharge Time (See Note 2)	4 t _P - 30		ns	
twch	WE Hold Time to CAS	5 t _P – 20		ns	
t _{REF}	Internally Generated Refresh to Refresh Time 64 Cycle 128 Cycle	548 t _P 264 t _P	576 t _P 288 t _P	ns ns	
t _{CR}	RD, WR to RAS Delay	t _{PH} + 30	t _{PH} + t _P + 75	ns	
tcc	RD, WR to CAS Delay	t _{PH} + 2 t _P + 25	t _{PH} + 3 t _P + 85	ns	
t _{RFR}	REFRQ to RAS Delay	1.5 t _P + 30	2.5 t _P + 100	ns	
t _{AS}	A ₀ – A ₁₅ to RD, WR Setup Time (See Note 4)	0		ns	
t _{CA}	RD, WR to SACK Leading Edge		t _P + 40	ns	
t _{CK}	RD, WR to XACK, SACK Trailing Edge Delay		30	ns	
t _{KCH}	RD, WR Inactive Hold to SACK Trailing Edge	10		ns	
t _{SC}	RD, WR, PCS to X/CLK Setup Time (See Note 3)	15		ns	
t _{CX}	CAS to XACK Time	5 t _P – 25	5 t _P + 20	ns	
t _{ACK}	XACK Leading Edge to CAS Trailing Edge Time	10		ns	
t _{xw}	XACK Pulse Width	2 t _P – 25		ns	
t _{LL}	REFRQ Pulse Width	20		, ns	
t _{CHS}	RD, WR, PCS Active Hold to RAS	0		ns	
t _{ww}	WR to WE Propagation Delay	8	50	ns	
t _{AL}	S ₁ to ALE Setup Time	40		ns	
t _{LA}	S ₁ to ALE Hold Time	2 t _P + 40		ns	
t _{PL}	External Clock Low Time	15		ns	
t _{PH}	External Clock High Time	20		ns	
t _{PH}	External Clock High Time for V _{CC} = 5V ± 5%	17		ns	

Notes:

ermines maximum oscillator frequency.

tp should not exceed 54 nsec for RAM's with 2 msec refresh rate.

^{2 .} To achieve the minimum time between the RAS of a memory cycle and the RAS of a refresh cycle, such as a transparent refresh, REFRQ should be pulsed in the previous memory cycle.

^{3.} tSC is not required for proper operation which is in agreement with the other specs, but can be used to synchronize external signals with X/CLK if it is

^{4 .} If $t_{\mbox{AS}}$ is less than 0 then the only impact is that $t_{\mbox{ASR}}$ decreases by a corresponding amount.

A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70 °C, $V_{CC} = 5V \pm 10$ %

Loading: 64 Devices SACK, XACK OUTO - OUT6 RAS1 - RAS4

CL= 30 pF CL = 320 pF CL = 230 pF

WE CAS CL = 450 pFCL = 640 pF Measurements made with respect to RAS₁ - RAS₄, CAS, WE, $OUT_0 - OUT_6$ are at 2.4V and 0.8V. All other pins are measured at 1.5V.

Symbol	Parameter	Min	Max	Units
tp	Clock (Internal/External) Period (See Note 1)	40	54	ns
t _{RC}	Memory Cycle Time	10 t _P - 30	12 t _P	ns
t _{RAH}	Row Address Hold Time	t _P – 10		ns
t _{ASR}	Row Address Setup Time	t _{PH}		ns
t _{CAH}	Column Address Hold Time	5 t _P		ns
t _{ASC}	Column Address Setup Time	t _P – 35		ns
tRCD	RAS to CAS Delay Time	2 t _P - 10	2 t _P + 45	ns
t _{wcs}	WE Setup to CAS	t _P - 40		ns
t _{RSH}	RAS Hold Time after CAS	5 t _P – 30		ns
t _{CAS}	CAS Pulse Width	5 t _P - 30		ns
t _{RP}	RAS Precharge Time (See Note 2)	4 t _P – 30		ns
twch	WE Hold Time to CAS	5 t _P - 35		ns
t _{RÉF}	Internally Generated Refresh to Refresh Time 64 Cycle 128 Cycle	548 t _P 264 t _P	576 t _P 288 t _P	ns ns
t _{CR}	RD, WR to RAS Delay	t _{PH} + 30	t _{PH} + t _P + 75	ns
tcc	RD, WR to CAS Delay	t _{PH} + 2 t _P + 25	t _{PH} + 3 t _P + 100	ns
t _{RFR}	REFRQ to RAS Delay	1.5 t _P + 30	2.5 t _P + 100	ns
t _{AS}	A ₀ - A ₁₅ to RD, WR Setup Time (See Note 4)	0		ns
t _{CA}	RD, WR to SACK Leading Edge		t _P + 40	ns
t _{CK}	RD, WR to XACK, SACK Trailing Edge Delay		30	ns
t _{KCH}	RD, WR Inactive Hold to SACK Trailing Edge	10		ns
t _{SC}	RD, WR, PCS to X/CLK Setup Time (See Note 3)	15		ns
t _{CX}	CAS to XACK Time	5 t _P - 40	5 t _P + 20	ns
t _{ACK}	XACK Leading Edge to CAS Trailing Edge Time	10		ns
t _{XW}	XACK Pulse Width	2 t _P – 25		ns
t _{LL}	REFRQ Pulse Width	20		ns
t _{CHS}	RD, WR, PCS Active Hold to RAS	0		ns
t _{ww}	WR to WE Propagation Delay	8	50	ns
t _{AL}	S ₁ to ALE Setup Time	40		ns
t _{LA}	S ₁ to ALE Hold Time	2 t _P + 40		ns
tpL	External Clock Low Time	15		ns
t _{PH}	External Clock High Time	22		ns
t _{PH}	External Clock High Time for V _{CC} = 5V ± 5%	18		ns

^{1.} tp minimum determines maximum oscillator frequency.

tp maximum determines minimum frequency to maintain 2 ms refresh rate and tap minimum.


2. To achieve the minimum time between the RAS of a memory cycle and the RAS of a refresh cycle, such as a transparent refresh, REFRQ should be pulsed in the previous memory cycle.

^{3.} tsc is not required for proper operation which is in agreement with the other specs, but can be used to synchronize external signals with X/CLK if it is


^{4.} If tas is less than 0 then the only impact is that task decreases by a corresponding amount.

8202 TIMING

NORMAL READ OR WRITE CYCLE




REFRESH CYCLE



MPO PERIPHERALS

ADVANCED READ MODE USING THE SIMPLIFIED 8085 INTERFACE OPTION



OUTPUT TEST LOAD CIRCUIT

