## DISTINCTIVE CHARACTERISTICS

- · Bipolar drive capability
- Three-state output drivers


- Multi-master or I/O bus interface
- Flexible system configurations


## **GENERAL DESCRIPTION**

The 8288 optimizes 8086 or 8088 operations by providing command and control timing generation when the CPU is in maximum mode. It provides for highly flexible configura-

tions for larger systems. It also adds powerful bipolar drive capability to the system.

The 8288 is implemented in bipolar technology in a 20-pin plastic or ceramic DIP.





#### PIN DESCRIPTION Pin No. Name 1/0 Description So, S1, S2 19, 3, 18 Status. These signals are the status input pins from the microprocessor. The 8288 decodes these inputs to generate command and control signals. CLK 2 1 Clock. Clock signal from the clock generator. Address Latch Enable. This signal strobes an address into the address latches. The latching occurs on the falling 5 ALE o edge (HIGH to LOW) transition. 16 DEN o Data Enable. This signal enables the data transceivers onto the data bus (local or system). 4 DT/R o Data Transmit/Receive. This signal determines the direction of data flow through the transceivers. ĀĒN 6 Address Enable. This signal enables the 8288 command outputs at least 115ns after it becomes active LOW, When this pin goes inactive, it 3-states the command output drivers. 15 CEN ī Command Enable, This signal, when LOW, enables all command outputs and the DEN and PDEN control outputs are forced to their inactive states. 1 IOR ī Input/Output Bus Mode. When strapped HIGH, the 8288 functions in the I/O Bus mode. When LOW, the 8288 functions in the System Bus mode. 12 AIOWC ō Advanced I/O Write Command. The AIOWC gives I/O devices early indication of a write instruction by issuing an I/O Write Command earlier in the machine cycle. 11 IOWC 0 I/O Write. This signal tells an I/O device to read the data on the data bus. IORC I/O Read. This signal tells an I/O device to drive its data onto the data bus. 13 o AMWC Advanced Memory Write. The AMWC gives memory devices an early indication of a write instruction by issuing a 8 a memory write command earlier in the machine cycle. 9 MWTC a Memory Write. This signal instructs the memory to record the data present on the data bus. 7 MADC o Memory Read. This signal instructs the memory to drive its data onto the data bus. INTA Interrupt Acknowledge. This signal informs the interrupting device that its interrupt has been acknowledged and drives 14 o the vectoring information onto the data bus. o Master Cascade Enable/ Peripheral Data Enable. Dual Function pin: MCE (IOB LOW): This signal occurs during an 17 MCE/ interrupt sequence. Its function is to read a Cascade Address from a master Priority Interrupt Controller onto the data bus. PDEN (IOB HIGH): This signal enables the data bus transceiver for the I/O Bus during I/O instructions. It

performs the same function for the I/O Bus that DEN performs for the system bus.

### **DETAILED DESCRIPTION**

### COMMAND AND CONTROL LOGIC

The command logic decodes the three CPU status lines ( $\overline{S}_0$ ,  $\overline{S}_1$ ,  $\overline{S}_2$ ) to determine what command is to be issued.

This chart shows the meaning of each status "word."

- 8 <sub>2</sub>	- 8 <sub>1</sub>	- \$0	Processor State	8288 Command
0	0	1	Interrupt Acknowledge	INTA
0	0	1	Read I/O Port	IORC
0	1	0	Write I/O Port	IOWC, AIOWC
0	1	1	Halt	None
1	0	0	Code Access	MRDC
1	0	1	Read Memory	MRDC
1	1	0	Write Memory	MWTC, AMWC
1	1	1	Passive	None

## I/O BUS MODE

The 8288 is put into the I/O Bus mode by strapping the IOB pin HIGH. This mode allows one 8288 Bus Controller to handle two external buses. This allows the CPU to access the I/O Bus with no waiting involved. In the I/O Bus Mode, all I/O command lines (INTA, IORC, IOWC, AIOWC) are always enabled. When the processor initiates an I/O Command, the 8288 immediately activates the command lines using PDEN and DT/R to control the I/O bus transceiver. There is no arbitration present in this system, so the I/O command lines should not be used to control the system bus. Normal memory access requires a "Bus Ready" signal (AEN LOW) before it will proceed. The IOB mode is recommended if I/O or

peripherals dedicated to one processor exist in a multiprocessor based system.

#### SYSTEM BUS MODE

The 8288 is put into the System Bus mode by strapping the IOB pin LOW. This mode is used when only one bus exists. No command is issued until 115ns after the ĀĒÑ line is activated. Bus arbitration is assumed, and this logic will inform the bus controller via the ĀĒÑ line when the bus is free for use. Both I/O commands and memory wait for bus arbitration.

## COMMAND OUTPUTS

To prevent the processor from entering unnecessary wait states, the advanced write commands initiate write procedures early in the machine cycle.

The command outputs are:

MRDC - Memory Read Command

MWTC - Memory Write Command

IORC - I/O Read Command IOWC - I/O Write Command

AMWC - Advanced Memory Write Command

AIOWC - Advanced I/O Write Command

INTA - Interrupt Acknowledge

INTA (Interrupt Acknowledge) acts as an I/O read during an interrupt cycle. Its purpose is to inform an interrupting device that its interrupt is being acknowledged and that it should place vectoring information onto the data bus.

## CONTROL OUTPUTS

The Data Enable (DEN), Data Transmit/Receive (DT/R) and Master Cascade Enable/Peripheral Data Enable (MCE/PDEN) are the control outputs of the 8288. The DEN signal determines when the external bus should be enabled onto the local bus while the DT/R determines the direction of the data transfer. These two signals usually go to the chip select and direction pins of a transceiver.

The MCE/PDEN function is determined by the IOB selection. When IOB is HIGH the PDEN serves as a dedicated data enable signal for the I/O or Peripheral System Bus.

### INTERRUPT ACKNOWLEDGE AND MCE

The MCE signal is used during an interrupt acknowledge cycle if the 8288 is in the System Bus mode (IOB Low). An interrupt sequence consists of two interrupt acknowledge cycles occurring back to back. No data or address transfers take place during the first cycle. Logic should be provided to mask off MCE during this cycle. Just before the second cycle begins the MCE signal gates a master Priority Interrupt Controller's (PIC) cascade address onto the processor's local bus where ALE (Address Latch Enable) strobes it into the address latches. On the leading edge of the second interrupt cycle the addressed slave PIC gates an interrupt vector onto the system data bus where it is read by the processor.

The MCE signal is not used if the system only contains one PIC. If this is the case the second Interrupt Acknowledge signal gates the interrupt vector onto the processor bus.

## ADDRESS LATCH ENABLE AND HALT

Address Latch Enable (ALE) occurs during each machine cycle and serves to strobe the current address into the address latches. ALE also serves to strobe the status  $(\overline{S}_0, \overline{S}_1, \overline{S}_2)$  into a latch for halt state decoding.

#### COMMAND ENABLE

The Command Enable (CEN) input acts as a command qualifier for the 8288. If the CEN pin is HIGH the 8288 functions normally. If the CEN pin is pulled LOW, all command lines are held in their inactive state (not 3-state). This feature can be used to implement memory partitioning and to eliminate address conflicts between system bus devices and resident bus devices.

## 2

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Temperature (Ambient) Under Bias 0°C to +70°C
All Output and Supply Voltages0.5V to +7.0V
All Input Voltage1.0V to +5.5V
Power Dissipation 1.5W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## **OPERATING RANGES**


Commercial (C) Devices Temperature	0°C to +70°C
Supply Voltage	
Military (M) Devices Temperature	55°C to +125°C
Supply Voltage	

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating ranges unless otherwise specified

Parameters	Description	Test Conditions	Min	Max	Units
Vc	Input Clamp Voltage	I <sub>C</sub> = -5mA		-1	٧
Icc	Power Supply Current			230	mA
l <sub>F</sub>	Forward Input Current	V <sub>F</sub> = 0.45V		-0.7	mA
l <sub>R</sub>	Reverse Input Current	VR = VCC		50	μΑ
VoL	Output Low Voltage Command Outputs	i <sub>OL</sub> = 32mA		0.5	V
	Control Outputs	I <sub>OL</sub> = 16mA		0.5	V
Vон	Output High Voltage Command Outputs	I <sub>OH</sub> = -5mA	2.4		٧
	Control Outputs	I <sub>OH</sub> = -1mA	2.4		V
VIL	Input Low Voltage			0.8	V
ViH	Input High Voltage		2.0		٧
OFF	Three-State Leakage	V <sub>OFF</sub> = 0.4 to 5.25V		100	μА

## SWITCHING TEST CIRCUIT



# SWITCHING TEST INPUT, OUTPUT WAVEFORM Input/Output



AC Testing: Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0." The clock is driven at 4.3V and 0.25V. Timing measurements are made at 1.5V for both a logic "1" and "0." 
SWITCHING CHARACTERISTICS (T<sub>A</sub> = +25°C, V<sub>CC</sub> = 5.0V)

Parameters	Description	Test	Test Conditions		Max	Units
Timing Require	ments				Ь	l
TCLCL	CLK Cycle Period			100		ns
TCLCH	CLK Low Time			50		ns
TCHCL	CLK High Time			30		ns
TSVCH	Status Active Setup Time			35		ns
TCHSV	Status Active Hold Time			10		ns
TSHCL	Status Inactive Setup Time		· · · · · · · · · · · · · · · · · · ·	35	<u> </u>	ns
TCLSH	Status Inactive Hold Time			10		ns
TILIH	Input Rise Time From 0.8V to 2.0V			20	ns	
TIHIL	Input Fall Time	From 2.0V to 0.8V			12	ns
Timing Respons	ses .		······································			ı
TCVNV	Control Active Delay			5.0	45	ns
TCVNX	Control Inactive Delay			5	45	ns
TCLLH TCMCH	ALE MCE Active Delay (from CLK)				20	ns
TSVLH TSVMCH	ALE MCE Active Delay (from Status)				20	ns
TCHLL	ALE Inactive Delay	MRDC		4.0	15	ns
TCLML	Command Active Delay	IORC		7	35	ns
TCLMH	Command Inactive Delay	MWTC	I <sub>OL</sub> = 32mA	10	35	ns
TCHDTL	Direction Control Active Delay	iowc	I <sub>OH</sub> = ~5mA		50	ns
TCHDTH	Direction Control Inactive Delay	INTA	$C_L = 300pF$		30	ns
TAELCH	Command Enable Time	AMWC			40	ns
TAEHCZ	Command Disable Time	AIOWC			40	ns
TAELCV	Enable Delay Time	1		95	200	пѕ
TAEVNV	AEN to DEN	Other	IOL = 16mA		20	ns
TCEVNV	CEN to DEN, PDEN		$I_{OH} = -1.0 \text{mA}$ $C_{L} = 80 \text{pF}$		25	пѕ
TCELRH	CEN to Command	<u> </u>	• <b>-</b> -		TCLML	ns
TOLOH	Output Rise Time	From 0.8V to 2.0V			20	ns
TOHOL	Output Fall Time	From 2.0V to 0.8V			12	ns

## SWITCHING WAVEFORMS STATE TCHSV <u>s</u>, <u>s</u>, <u>s</u> WRITE DATA VALID ADDRESS/DATA TSVLH TCLLH → TCHLL - TCLMH TCLML MWTC, IOWC DEN (READ) TCVNX POEN (READ) TCVNV DEN (WRITE) TCVNX PDEN (WRITE) DT/R (READ) TCHDTL TCHOTH -TCVNX

WF002110

- Notes: 1. Address/data bus is shown only for reference purposes.
  - Leading edge of ALE and MCE is determined by the falling edge of CLK or status going active, whichever occurs last.
  - 3. All timing measurements are made at 1.5V unless specified otherwise.

