

D

D

SX3 HDMI 4K Capture Card

CONTENTS	
PAGE	DESCRIPTION
01	Title & Table of Contents
02	Block Diagram
03	USB TYPE-C CONNECTOR
04	SX3 POWER
05	SX3- POWER INTERFACE
06	SX3-SIGNALS
07	FPGA-POWER
08	FPGA-SIGNALS
09	FPGA-DDR3 SIGNALS
10	DDR3 SDRAM
11	IT6801FN CIRCUITS
12	FPGA - Image sensor signals
13	FPGA-SERDES
14	Revision History

B

B

Drawing Numbers	
PCBA	121-60612-01
PCB	600-60612-01
FAB DRW	610-60612-01
ASSY DRW	620-60612-01
SCH DRW	630-60612-01




CYPRESS SEMICONDUCTOR
AN INFINEON TECHNOLOGIES
COMPANY
SAN JOSE, CA 95134

CYPRESS SEMICONDUCTOR © 2021

SCH Title : SX3 HDMI 4K Capture Card

Page Title : Title Page

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60612-01	SAI PAVAN	RAJA	02
Date:	Tuesday, July 06, 2021	Sheet	1	of 14




CYPRESS SEMICONDUCTOR
AN INFINEON TECHNOLOGIES
COMPANY
SAN JOSE, CA 95134


CYPRESS SEMICONDUCTOR © 2021

SCH Title : SX3 HDMI 4K Capture Card

Page Title : Block diagram

Size A4	Document Number 630-60612-01	Drawn By SAI PAVAN	Approved By RAJA	Rev 02
Date: Tuesday, July 06, 2021		Sheet 2 of 14		






CYPRESS SEMICONDUCTOR
AN INFINEON TECHNOLOGIES
COMPANY
SAN JOSE, CA 95134


CYPRESS SEMICONDUCTOR © 2021


SCH Title : SX3 HDMI 4K Capture Card


Page Title : SX3,FPGA-POWER SUPPLY


Size	Document Number	Drawn By	Approved By	Rev
A4	630-60612-01	SAI PAVAN	RAJA	02
Date: Tuesday, July 06, 2021		Sheet 1	of 14	





















CYPRESS SEMICONDUCTOR
AN INFINEON TECHNOLOGIES
COMPANY
SAN JOSE, CA 95134

CYPRESS SEMICONDUCTOR © 2021

SCH Title : SX3 HDMI 4K Capture Card

Page Title : FPGA INTERFACE & SERDES

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60612-01	SAI PAVAN	RAJA	02
Date: Tuesday, July 06, 2021		Sheet 12 of 14		



CYPRESS SEMICONDUCTOR
AN INFINEON TECHNOLOGIES
COMPANY
SAN JOSE, CA 95134

CYPRESS SEMICONDUCTOR © 2021

SCH Title : SX3 HDMI 4K Capture Card

Page Title : FPGA-SERDES (NOT USED)

Size	Document Number	Drawn By	Approved By	Rev
A4	630-60612-01	SAI PAVAN	RAJA	02
2	Tuesday, July 06, 2021	Sheet 13 of 14		

REVISION HISTORY

REV	DESCRIPTION OF CHANGE	DATE
D 01	Initial Release	13/JULY/2020
D 02	1.Connected V5P0_J2 to VBUS. 2.Added DIP Switch SW1 & related circuits. 3.Connected S3 and S5 to Pullup Configuration. 4.Changed J2 JTAG connector from 1.27mm pitch 7pin to 2.54mm pitch with 5 pin. 5.SX3 pin names H6,K5 were Updated as INIT#_RESET,PROGRAM# 6.Added R28 0E in series to V1P2 & RX_1V2. 7.HDMI connector CN1 ref. changed as J6. 8.INIT#_RESET updated in 6,8 and 12th page 9.J2 connector updated as 6pin connector. 10.Replacement of SPI Flash to New Part (S25FL064L��片) 11.Replacement of J1 Connecter to New Part (1054500101) 12.Replacement of FPGA U10 to New Part (LFE5U-12F-8BG381C)	19/MAR/2021
B		

