

UNISONIC TECHNOLOGIES CO., LTD

4052 **CMOS IC**

DIFFERENTIAL 4-CHANNEL ANALOG MULTIPLEXERS/ **DEMULTIPLEXERS**


DESCRIPTION

The UTC 4052 is differential 4-channel analog multiplexers/ demultiplexers for application as digitally-controlled analog switches.

The device has two binary control inputs and an inhibit input. It feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.


FEATURES

- * Wide Analog Voltage Range: V_{DD}-V_{EE} = 3V~18V. (Note: V_{EE} must be ≤ V_{SS})
- * Break-Before-Make Switching Eliminates Channel Overlap.
- * Linearized Transfer Characteristics
- * Implement an DP4T Switch Effectively.
- * Pin to Pin Replacement for CD4052




ORDERING INFORMATION

	Ordering Number	Dookogo	Dooking	
Normal	Lead Free Plating	Halogen Free	Package	Packing
4052-D16-T	4052L-D16-T	4052G-D16-T	DIP-16	Tube
4052-P16-R	4052L-P16-R	4052G-P16-R	TSSOP-16	Tape Reel
4052-S16-T	4052L-S16-T	4052G-S16-T	SOP-16	Tube
4052-S16-R	4052L-S16-R	4052G-S16-R	SOP-16	Tape Reel



www.unisonic.com.tw 1 of 6 QW-R502-013.D

■ PIN CONFIGURATION



■ PIN DESCRIPTION

PIN No.	SYMBAL	NAME AND FUNCTION			
13, 3	X,Y	Commons Input/Output			
6	INH	Inhibit Input			
7	V_{EE}	Supply Voltage			
8	V _{SS}	Ground			
10,9	A,B	Binary Control Inputs			
12,14,15,11	X0~X3	X Channel Inputs/Outputs			
1,5,2,4	Y0~Y3	Y Channel Inputs/Outputs			
16	V_{DD}	Positive Supply Voltage			

Note: Control Inputs referenced to $V_{SS.}$ Analog Inputs and Outputs reference to $V_{EE.}$ V_{EE} must be $< V_{SS.}$

4052

ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
DC Supply Voltage (Referenced to V_{EE} , $V_{SS} \ge V_{EE}$)	V_{DD}	-0.5 ~ +18	V
Input or Output Voltage (DC or Transient) (Referenced to V _{SS} for Control Inputs and V _{EE} for Switch I/O)	V _{IN} , V _{OUT}	-0.5 ~ V _{DD} +0.5	V
Input Current (DC or Transient), per Control Pin	I _{IN}	±10	mA
Switch Through Current	I_{SW}	±25	mA
Power Dissipation	Pn	700	mW
Derating above 65°C	FD	7	mW/°C
Junction Temperature	T_J	125	°C
Operating Temperature Range	T _{OPR}	-40 ~ +125	°C
Storage Temperature Range	T _{STG}	-40 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ ELECTRICAL CHARACTERISTICS (Ta=25°C, unless otherwise specified.)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY REQUIREMENTS (Voltages Referenced to V _{EE})							
Power Supply Voltage Range		V_{DD}	$V_{DD} - 3 \ge V_{SS} \ge V_{EE}$	3		18	V
Quiescent Current per Package	V_{DD} =5V V_{DD} =10V V_{DD} =15V	ΙQ	Control Inputs: $V_{IN} = V_{SS}$ or V_{DD} Switch I/O: $V_{EE} \le V_{I/O} \le V_{DD}$, and $\Delta V_{SW} \le 500 \text{mV} (\text{Note 2})$		0.005 0.010 0.015	5 10 20	μΑ μΑ μΑ
Total Supply Current	V _{DD} =5V		T _a =25°C only (The channel	(0.07 μA/kHz) f		+ I _O	μA
(Dynamic Plus Quiescent,	V _{DD} =10V	I _{D(AV)}	component, (V _{IN} -V _{OUT})/R _{ON} , is		0 μA/kHz) f		μA
Per Package)	V _{DD} =15V	` ′	excluded.)	(0.3	6 μA/kHz) f	+ I _Q	μA
SWITCHES IN/OUT AND C	OMMONS	OUT/IN	X, Y, Z (Voltages Referenced to V _E	E)			
Recommended Peak to Pea Into or Out of the Switch	k Voltage	V _{I/O}	Channel On or Off	0		V_{DD}	V_{PP}
Recommended Static or Dyr Voltage Across the Switch (N		ΔVsw	Channel On	0		600	mV
Output Offset Voltage		V _{O(OFF)}	V _{IN} = 0V, No Load		10		μV
	V _{DD} =5V		ΔVsw≦500mV (Note2)		250	1050	Ω
ON Resistance	V _{DD} =10V	Ron	$V_{IN} = V_{IL}$ or V_{IH} (Control), and		120	500	Ω
	V _{DD} =15V		$V_{IN} = 0$ to V_{DD} (Switch)		80	280	Ω
△ON Resistance Between	V _{DD} =5V				25	70	Ω
Any Two Channels in the	V _{DD} =10V	ΔR_{ON}			10	50	Ω
Same Package	V _{DD} =15V				10	45	Ω
Off Channel Leakage Current		I _{OFF}	$V_{IN} = V_{IL}$ or V_{IH} (Control) Channel to Channel or Any One Channel, V_{DD} =15V		±0.05	±100	nA
Capacitance, Switch I/O		C _{I/O}	Inhibit = V _{DD}		10		pF
Capacitance, Common O/I		C _{O/I}	Inhibit = V _{DD}		17		pF
Capacitance, Feedthrough (Channel Off)		C _{I/O}	Pins Not Adjacent Pins Adjacent		0.15 0.47		pF
CONTROL INPUTS – INHIBIT A, B, C (Voltages Referenced to V _{SS})							
	V _{DD} =5V				2.25	1.5	V
Low Level Input Voltage	V _{DD} =10V	V_{IL}	R _{ON} = per spec, I _{OFF} = per spec		4.50	3.0	V
	V _{DD} =15V				6.75	4.0	V
	V _{DD} =5V			3.5	2.75		V
High Level Input Voltage	<u> </u>		R_{ON} = per spec, I_{OFF} = per spec	7.0	5.50		V
	V _{DD} =15V			11	8.25		V
Input Leakage Current			V_{IN} = 0 or V_{DD} , V_{DD} =15 V		±0.00001	±0.1	μΑ
Input Capacitance		C_{IN}			5.0	7.5	pF

DYNAMIC ELECTRICAL CHARACTERISTICS

(C_L = 50pF, T_a =25°C, $V_{EE} \le V_{SS}$, unless otherwise specified)


PARAMETER	SYMBOL	V _{DD} –V _{EE} Vdc	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation Delay Times		5	t_{PLH} , $t_{PHL} = (0.17 \text{ ns/pF})C_L + 21.5 \text{ns}$		30	75	ns
Switch Input to Switch	t _{PLH} , t _{PHL}	10	t_{PLH} , $t_{PHL} = (0.08 \text{ ns/pF})C_L + 8.0 \text{ns}$		12	30	ns
Output ($R_L = 10 \text{ k}\Omega$)		15	t_{PLH} , $t_{PHL} = (0.06 \text{ ns/pF})C_L + 7.0 \text{ns}$		10	25	ns
		5	$(R_L=10k\Omega, V_{EE}=V_{SS})$		300	600	ns
Inhibit to Output	t _{PHZ} , t _{PLZ}	10	Output "1" or "0" to High Impedance,		155	310	ns
·	t _{PZH} , t _{PZL}	15	or High Impedance to "1" or "0" Level		125	250	ns
		5			325	650	ns
Control Input to Output	$t_{\text{PLH},} t_{\text{PHL}}$	10	$R_L = 10 \text{ k}\Omega, V_{EE} = V_{SS}$		130	260	ns
		15			90	180	ns
Total Harmonic Distortion	THD	10	$R_L = 10K\Omega$, $f = 1 \text{ kHz}$, $V_{IN} = 5 V_{PP}$		0.07		%
Bandwidth	BW	10	$R_L = 1k\Omega$, $V_{IN} = 1/2$ ($V_{DD}-V_{EE}$) p-p, $C_L = 50$ pF, 20 Log (V_{OUT}/V_{IN}) = -3dB)		17		MHz
Off Channel Feedthrough Attenuation		10	R_L =1K Ω , V_{IN} = 1/2 (V_{DD} - V_{EE}) p-p f_{IN} = 30MHz		-50		dB
Channel Separation		10	$R_L = 1k\Omega$, $V_{IN} = 1/2$ (V_{DD} – V_{EE}) p–p $f_{IN} = 3MHz$		-50		dB
Crosstalk, Control Input to Common O/I		10	$R_1 = 1k\Omega$, $R_L = 10k\Omega$ Control $t_{TLH} = t_{THL} = 20ns$, Inhibit = V_{SS}		75		mV

Note: 1. Data of "TYP" is intended as an indication of the IC's potential performance.

2. For voltage drops across the switch(ΔVsw)>600mV (>300mV at high temperature), excessive V_{DD} current may be drawn, i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

4052 cmos ic

TEST CIRCUIT




Switch Circuit Schematic

TRUTH TABLE

TRUTH TABLE

Control Inputs			
	Sel	ect	ON Switches
Inhibit	В	Α	
0	0	0	Y0 X0
0	0	1	Y1 X1
0	1	0	Y2 X2
0	1	1	Y3 X3
1	Χ	Х	None


^{*} X=Don't Care





UTC 4052 Functional Diagram


4052 *cmos ic*

■ TYPICAL CHARACTERISTICS









UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.