



Data path

Iname

Wire name used in Riscv151.v

Clock triggered

AXI valid signal

AXI ready signal

First of two identical function port/datapath

Second of two identical function port/datapath

Temporarily disabled (commented in .v files)

PREMARKS

1. IMEM should allow PC fetch and instruction output in the same cycle
2. Branch RS should clear all entries once the head entry needs to change PC
3. When fetch a register, if register status table indicates a ROB entry will write to it, fetch unit should check if it is already available in ROB. If so, need to copy the value to RS
4. jal & jalr can save PC + 4 to ROB at issue stage, then calculate new PC value in Branch RS and its adder
5. aulipc can use ALU RS to calculate PC + imm
6. lui can directly save imm in ROB
7. csrrwi don't need RS, directly issue to ROB
8. csrrw needs to listen to rs1 value if rs1 is not ready during issue. Although there is no computation needed for csrrw, but ROB cannot listen to rs1 value, so csrrw needs to be issued to ALU RS in addition to ROB, with op2 set to 0 and ready, ALUSei set to 'add'
9. When the top entry of Branch RS is ready, it can update the ROB entry and wait for its turn to commit. But in this setting, if branch prediction is wrong, then a lot of meaningless instructions will be fetched from IMEM. A more efficient way is to clear the Issue Queue, update PC and Branch Predictor immediately, and stall issue until the corresponding ROB entry commits. In such way Issue Queue can continue fetching instructions to hide instruction fetch latency as much as possible.

10. Issue Block and IMEM are both synchronous. IMEM can output valid instruction and start a new read transaction in the same cycle. Thus it would be more difficult for Issue Block is full to control IMEM read. Because if we use the signal that indicates whether the Issue Block is full to control IMEM read. Because if we use the signal that indicates whether the Issue Block is full to control IMEM read. So we decide to use a signal called to _be_full to control IMEM read. Even if there is an additional instruction fetched by the Issue Block should check whether the instruction received is jal/jalr, if so should pause instruction fetch until Branch Unit update PC value

1. Issue Block should check

delay action by 1 cycle
16. jump_fire from Fetch Logic is used in Branch Unit to assert its output_valid when a misprediction happens. In this case, jump_fire means new PC address is read by IMEM and PC. Thus Branch RS can accept the result and clear all following entries and try to write the result to CDB.
17. In Reset Control, PC_reset should be delayed by one cycle using register. This can allow all table/FIFO to be reset first, such that IMEM can take the default PC value one cycle after reset
18. commit_mispred will reset DMEM cache but not DMEM main memory
19. ROB only needs opcode_5bit and rd_index, simplify ROB FIFO
20. Branch RS can use 3-bit as inst type. For branch instructions 3-bit can be funct3 which occupies 6 available 3-bit number. So jal and jalr can occupy the rest 2 3-bit number, namely 3'b010, 3'b011. Let jal use 3'b010, jalr use 3'b011.

21. Branch Predictor's history table also stores the branch address from the latest call result of the branch instruction. This can remove the need for calculating the branch address during fetch stage, which was a big part of the critical path.