



Data path

Parame
Wire name used in Riscv151.v

Clock triggered

AXI valid signal

AXI ready signal

First of two identical function port/datapath

Second of two identical function port/datapath

port_name

Temporarily disabled (commented in .v files)

Remarks

Premarks

1. IMEM should allow PC fetch and instruction output in the same cycle
2. Branch RS should clear all entries once the head entry needs to change PC
3. When fetch a register, if register status table indicates a ROB entry will write to it, fetch unit should check if it is already available in ROB. If so, need to copy the value to RS
4. jal & jair can save PC + 4 to ROB at issue stage, then calculate new PC value in Branch RS and its adder
5. aulipc can use ALU RS to calculate PC + imm
6. lul can directly save imm in ROB
7. csrrwi don't need RS, directly issue to ROB
8. csrrw needs to listen to rst value if rst is not ready during issue. Although there is no computation needed for csrrw, but ROB cannot listen to rst value, so csrrw needs to be issued to ALU RS in addition to ROB, with op2 set to 0 and ready, ALUSel set to 'add'
9. When the top entry of Branch RS is ready, it can update the ROB entry and wait for its turn to commit. But in this setting, if branch prediction is wrong, then a lot of meaningless instructions will be fetched from IMEM. A more efficient way is to clear the Issue Queue, update PC and Branch Predictor immediately, and stall issue until the corresponding ROB entry commits. In such way Issue Queue can continue fetching instructions to hide instruction fetch latency as much as possible.
10. Issue Block and IMEM are both synchronous. IMEM can output valid instruction and start a new read transaction in the same cycle. Thus it would be more difficult for Issue Block to control the IMEM read. Because if we use the signal that indicates whether the Issue Block to control the IMEM read, then there is a chance that one instruction fetched by IMEM but is not accepted by the Issue Block. So we decide to use a signal called to be full to control IMEM read, then there is a chance that one instruction fetched by IMEM but is not accepted by the Issue Block should heck whether the instruction received is jal/jair, if so should pause instruction fetch until Branch Unit update PC value
11. Issue

output 1 instruction, and then output 2 instructions in all of the following cycles without branch.