FIGURE B.4 An SMP architecture with caches on the right and a cacheless NUMA architecture on the left.