



FIGURE 4.4 The three-dimensional space of possible read–write register-based implementations.