#### C programming

- %5d: width of 5, right justified (123  $\rightarrow$  00123)
- %.3f: 3 decimal places
- no semicolons behind defined constants: define

•		
Operator type	Operator	Associativity
Primary expression	(), expr++, expr	Left to right
Unary	*, &, +, -, ++expr,	Right to left
1000	expr	***
Binary	*, /, %	Left to right
	+, -	
	<,>,<=,>=	
	=,!=	
	&&	
Ternary	?,:	
Assignment	=, +=, -=, *=, /=, %=	Right to left

#### Pointers

- %p for pointers, address in hexadecimal(0x) format
- p = p + n is incrementing the address by the size of the data type multiplied by n.
- a\_ptr = &a, hence \*a\_ptr = a
- (\*player\_ptr).name = player\_ptr->name
- \*player\_ptr.name is wrong as it's treated as \*(player\_ptr.name)
- Declaring an array of pointers: type \*a[]

#### Struct

```
typedef struct
    int numer [1];
    int *denom;
} rational:
```

- If passed into function: entire stucture is copied
- \*x.numer = 3 won't change original numer
- \*x.denom = 5 change original denom as it is a pointer

#### Number Systems & Data Representation Sizes of data/types

- byte: 8 bits; nibble: 4 bits (half-byte)
- word: multiple bytes (1, 2, 4) (for MIPS it's 4)
- int: 4 bytes (1 bit for sign, 31 for magnitude)
- float: 4 bytes; double: 8 bytes; char: 1 byte

#### Representation & Complements

- $\bullet$  Convert decimal whole numbers to base R: divide by R, first remainder is LSB, last is MSB
- Convert decimal fractions to base R: multiply by R, first carry is MSB, last is LSB
- base R to base  $R^N$ : partition in groups of N e.g groups of 4 for base 2 to base 16
- 1s & 2s complement: MSB 0 = +ve, 1 = -ve
- Convert to R-1s complement : Flip the digits; digit = R - digit
- Convert to R-2s complement : Flip the digits, then add 1 to the number
- Shortcut trick: right to left, copy all 0s until hit the first '1', then invert everything else to the left after
- 1s complement range:  $-(2^{n-1}-1)$  to  $(2^{n-1}-1)$
- 2s complement range:  $-(2^{n-1})$  to  $(2^{n-1}-1)$
- Sign Extension: fill up front part with sign bit

#### Excess & IEEE 754

- Convert to excess X: Take number minus X (0 refers
- IEEE 754 Representation: sign|exponent|mantissa
- Single-precision float has 1 bit sign, 8 bit excess-127 exponent, 23 bit mantissa (normalized with a leading bit 1 i.e the mantissa is the X in 1.X)
- Double has 1 bit sign, 11 bit excess-1023 exponent, 52 bit mantissa
- Example:  $-6.5_{10} = -110.1_2 = -1.101_2 * 2^2$ sign=1; Exponent = 2+127 = 129;

#### Operations with binary numbers

- 2s complement addition: Simply add & ignore carry
- 2s complement subtraction: take 2s complement of number to be subtracted, then do 2s addition.
- 1s complement addition: Add; If there is a carry out, add 1 to the result
- 1s complement subtraction: take 1s complement of number to be subtracted, then do 1s addition.
- check for overflow: If result is opposite sign of Loops without Pointers both operands (that have the same sign)

#### **MIPS**

#### logical Operations

- sl1/rl1: shifting by n bits; multiply/divide by  $2^n$
- and: used for masking operations, 0 for positions to be ignored, 1 for interested positions
- or: forcing certain bits to be 1 note: ori is not sign-extended:
- e.g. ori \$t0, \$t1, 0xFFFF: upper 16-bites are all 0s!
- nor: nor \$t0, \$t0, \$zero = NOT operation
- xor: xor \$t0, \$t0, \$t2 = NOT operation (\$t2 contains
- lui & ori: lui upper 16-bits, ori lower-order bits
- note: only addi immediate use 2s complement (range:  $-2^{15}to - 2^{15} - 1$
- nop: as long as RegWrite, MemWrite are both 0. or sll \$zero, \$zero, 0

#### Memory

- Given a k-bit address, can have up to 2<sup>k</sup> addresses
- n-bit Architecture: word size is n
- MIPS: word = 4-bytes (32 bits)
- 32 registers, each 32-bit (4-byte) long
- Each word contains 32-bit (4-byte)
- Memory addresses are 32-bit long
- Max byte address is  $2^{32} = \text{Mem}[4294967292]$
- $2^{30}$  memory words:  $\frac{2^{32}bytes}{2^2}$

#### Memory Instructions

- Only load and store instructions can access data in memory
- lw \$t0, 4(\$s0) : Memory Address = \$s0 + 4 Memory word at Mem[s0 + 4] is loaded into \$t0
- sw \$t0, 12(\$s0): Memory Address = \$s0 + 12 Content of \$t0 is stored into word at Mem[s0 + 12]
- Load byte (1b) & store byte (sb) uses similar format offset no longer needs to be mulitple of 4

#### Control Flow instructions

beq & bne

```
- beg $r1, $r2, L1: go to L1 if R[\$r1] == R[\$r2]
```

- bne \$r1, \$r2, L1: go to L1 if R[\$r1]!= R[\$r2]
- Condition inversion to write shorter code

```
- slt $t0, $s1, $s2
  if R[\$s1] < R[\$s2]: \$t0 = 1
  if R[\$s1] >= R[\$s2]: \$t0 = 0
- slt $t0, $s2, $s1
  if R[\$s2] < R[\$s1] = R[\$s1] >= R[\$s2] : \$t0 = 1
  if R[\$s2] >= R[\$s1] = R[\$s1] < R[\$s2], \$t0 = 0
```

- - j L1 == beq \$s0, \$s0, L1
  - labels are **not** counted as instructions

Address of A[] → \$±0 Result → \$±8 i → \$±1						Comments			
			\$zero						
			\$zero		١				
			\$zero		#	end	point		
loop:	bge	\$t1,	\$t2,	end					
	sll	\$t3,	\$t1,	2	#	i *	4		
	add	\$t4,	\$t0,	\$t3	#	\$t4	← &A[i]		
	lw	\$t5,	0 (\$t4	)	#	\$t5	← A[i]		
	bne	\$t5,	\$zero	, skip					
	addi	\$t8,	\$t8,	1	#	res	ult++		
skip:	addi	\$t1,	\$t1,	1	#	i++			
	j lo	op							
end:									

#### Loops with Pointers

	ss of A[] → \$t0 → \$t8 • \$t1	Comments
•	addi \$t8, \$zero, 0 addi \$t1, \$t0, 0 addi \$t2, \$t0, 160 bge \$t1, \$t2, end lw \$t3, 0(\$t1) bne \$t3, \$zero, skip addi \$t8, \$t8, 1 addi \$t1, \$t1, 4	NOTE: Consider the code using pointer arith: result = 0; ptr = 1; end = 6A[40]; while (ptr < end) { if (*ptr == 0) result++; ptr++; }
end:	j loop	The resulting MIPS looks like the code on the left.

#### Encoding: R, I, J format

- **R**: Opcode(6), rs(5), rt(5), rd(5), shamt(5), funct(6)
- I: Opcode(6), rs(5), rt(5), Imm(16)
- For branch, Imm is the relative number of words to jump (with respect to PC + 4), in 2s complement Bitwise operations(andi, ori, xori) uses raw binary(no negatives)
- J: Opcode(6), Address(26) (Pseudo-direct address-
- First 4 bits are assumed to be 4 MSBs of PC+4. Last 2 bits assumed to be 0 (because of word addressing)
- Maximum jump range: 2<sup>28</sup> = 256MB

#### Instruction Set Architecture Architectures & Endianness

- Complex Instruction Set Computer(CISC): small prog size, complex implementation
- Reduced Instruction Set Computer(RISC): MIPS, instruction set small, burden on software to combined simpler operations
- Von Neumann: Data(operands) stored in memory
- Stack: operands are on top of stack
- Accumulator: One operator is in the accumulator (a special register): uses implicit operands
- Memory-memory: all operands in memory
- General-purpose Register: all operands in registers (MIPS): only explicit operands
- Endianness: relative ordering of bytes in multi-byte word, NOT word itself
- Big-endian: Most significant byte stored in lowest address (MIPS)
- Little-endian: Least significant byte stored in lowest address

#### Opcode encoding Question

- To maximize, reserve 1 instruction for lesser-bit instruction types.
- To minimize, reserve all but 1 instruction for lesserbit instruction types
- Example: 3 types of instructions, A: 4-bit opcode, B: 7-bit opcode, C: 8-bit opcode min N (by maxing A):  $(2^4 - 1) + (2^3 - 1) + 2^1$ max N (by min A):  $1 + 1 + ((2^4 - 1) * (2^3 - 1)) * 2^1$

#### Processor

- Datapath: Collections of components that process data, performs arithmetic, logical and memory op-
- Control: Tels datapath, memory and I/O devices what to do according to control signals
- · Fetch Stage:
- Program Counter(PC) to fetch instruction from
- PC is read during first half of clock period and is updated with PC+4 ((32 bits  $\rightarrow$  4 bytes)) at next rising clock edge
- Output: 32-bit instruction in binary
- Decode Stage:
  - Register file: 32 registers, each 32-bit wide
- Control signal RegWrite: 1 = Write, 0 = No Write
- Output: Operands 1 and 2 for the ALU
- ALU(Arithmetic-Logic Unit) Stage:
- calculating (add,sub,sll,and,or)
- Memory operations (lw,sw): address calculation
- Branch (bne, beq): Register comparison and target address calculation
- beq \$9, \$0, 3: check R[\$9] - R[\$0] = 0; isZero? signal = 1 if true

if PSCrc = 0: next instruction (pc+4)

- if PSCrc = 1: jump branch (pc+4 + immediate\*4)
- Output: Result computed by the ALU and the 1bit signal isZero

#### • Memory Stage:

- Memory instruction: MemRead, MemWrite, ALU result gives the address. WriteData from RD2
- Non-Memory instruction: MemToReg: determine if result came from memory or ALU
- Output: Data read from memory. For some instructions, this stage is not executed

#### • WriteBack:

- Write the result of computation back into a register
- Exceptions are stores, branches, jumps
- No Output. Only data from ALU or memory is written into WR

### Control Signals

Control Signals								
Control Signal	Execution Stage	Purpose						
RegDst	Decode/Operand Fetch	Select the destination register number						
RegWrite	Decode/Operand Fetch RegWrite	Enable writing of register						
ALUSTC	ALU	Select the 2 <sup>nd</sup> operand for ALU						
ALUcontrol	ALU	Select the operation to be performed						
MemRead/ MemWrite	Memory	Enable reading/writing of data memory						
MemToReg	RegWrite	Select the result to be written back to register file						
PCSrc	Memory/RegWrite	Select the next PC value						

#### Control Unit

#### • RegDst

False(0): Write register = Inst[20:16] (rt) True(1): Write register = Inst[15:11] (rd)

#### • RegWrite

False(0): No register write

True(1): New value(WD) will be written into (WR)

#### • ALUSrc

False(0): Operand2 = RD2 (rt)

True(1): Operand2 = signExt(Inst[15:0]); (32-bit

# immed) • MemRead

False(0): Not performing memory read access

True(1): Read memory using Address

#### • MemWrite

False(0): Not performing memory write operation True(1): memory[Address]  $\rightarrow$  RD2

#### MemToReg

True(1): WD = Memory read data

False(0): WD = ALU result

Note: The input of MUX is **swapped**: 1 on top, 0 below


#### • PSCrc

Idea: If instruction is branch AND taken, then

False(0): Next PC = PC + 4

True(1): Next PC = SignExt(Inst[15:0]) << 2 + (PC + 4)

#### Truth Tables





#### PYPs Qns Expanding Opcode

Section 4. Fill In The Blanks (Expanding Opcodes)

ceil(log2 16) = 4 register bits required

In this section we assume a processor with a fixed 16-bit instruction length, 16 registers, and the following 3 instruction classes:

Class A: Two registers. 8 bits instruction
Class B: One register. 12 bits instruction

Class C: One register, one 8-bit immediate value. 4 bits instruction

In all cases we assume that the encoding space for opcodes is fully utilized.

- 12. The minimum number of opcodes that can be encoded on this machine is \_\_\_\_\_46
- 13. The maximum number of opcodes that can be encoded on this machine is 3826

No. Register bits =  $\lceil log_2 n \rceil = \lceil log_2 16 \rceil = 3$ Min instructions:  $(2^4 - 1) + (2^4 - 1) + 2^4 = 46$ Max instructions:  $1 + 1 + ((2^4 - 1) * 2^4 - 1) * 2^4$ =  $2 + (15 * 16 - 1) * 2^4 = 3826$ 

**note:** qn: address 128 **bytes** of memory =

 $\lceil log_2(128 * 2^2) \rceil$ , cause bytes is 4 bits!

#### Excess-N representation

 We consider a 24-bit signed number system in excess-1048576. In this number system, there are 1048576 negative numbers and 15728640 non-negative numbers (2 marks).

Check: Excess-1048576 means the most negative number is -1048576. From -1048576 to -1 there are 1048576 numbers. With 24 bits we have 2°24 = 16777216 numbers, of which 1048576 are negative, so 16777216 - 1048576 = 1728640 numbers are non-negative.


Diminished Radix (r-1)'s Complement: If we are given a number x in base-r having n digits:

r-1's complement:  $r^n - x - 1$ r's complement:  $r^n - x$ 

Convert binary with big powers  $\rightarrow$  decimals  $-1.1111111111*2^{31} = 1111111111*2^{23} = 2^{23}+2^{24}+...+2^{31}$  Iterate through bits in char(1 char 8 bits)

## 

c++; iterate over all ) while(\*c); characters in msg until 10' printf("d is %d\n", d); // 93



Function	ALUcontrol		
AND	0000		
OR	0001		
add	0010		
subtract	0110		
slt	0111		
NOR	1100		

WB Stage	Reg	Write	1	_	0	0										
WB (	MemTo	Reg	0	_	×	×			_		0.5	64	127			9978125
ge	Branch		0	0	0	1	2	3	1 6	2	0.25	128 6	255 1	9	8	2018789 30195 ABB9765635 AB1953135 AB39B635 AB78135
MEM Stage	Mem	Write	0	0	1	0	4	7	2	3	0.125	256	511		6	991953125
_	Mem	Read	0	-	0	0		15	•	_	0.0625		1023	_	10	3099765625
	do	0do	0	0	0	1				•	0.03125 (			01		828125 (
ge	ALUop	op1	1	0	0	0	16	31	4	5	0.015625 0.6		2047	10	11	BABAS
EX Stage	ATITORD		0	_	1	0	32	63	2	9	0.01		4095	11	12	
	Doorbet 7		_	0	×	×					.ve:	4096	8191	12	13	ive:
	D 0	ý 4				alue:		Power of 2:		Power negative:	alue:		Power of 2:		Power negative:	
			R-type	<u>×</u>	SW	bed	Bit value:	Sum:	Power	Bit	Power	Bit value:	Sum:	Power	Bit	Power

	opcode	operand	operand				
Type-A	6 bits	5 bits	5 bits				
	opcode opera						
Type-B	11 bits 5 bits						
Max $(1 \text{ type A}) = 1 + (2^6 - 1) * 2^5$ Min $(1 \text{ type B}) = (2^6 - 1) + 2^5$							

operand operand

Input	0X DE AD BE EF
Big-Endian	0: DE, 1: AD
Little-Endian	0: EF, 1: BE