## 1. [10 marks]

A theme park offers locker rental to its visitors. To use a locker, a visitor deposits 4 tokens, one at a time, into the locker's token slot.

Design a sequential circuit with states ABC for the locker's door using a D flip-flop for A, a T flip-flop for B, and a JK flip-flop for C. The circuit consists of 5 states representing the number of tokens a visitor has deposited: 0, 1, 2, 3 and 4 (or, in binary, ABC = 000, 001, 010, 011 and 100). The visitor can deposit only one token at a time. When the circuit reaches the final state 4, it remains in state 4 even if the visitor continues to put tokens into the slot.

Let the external input t denotes a token.

a. Complete the given state diagram on the Answer Booklet. The state values are shown in decimal. The value on the arrow represents t. [2 marks]











b. Write the simplified SOP expressions for the flip-flop inputs.


[8 marks]

and D>C

## 2. [10 marks]

a. Given the following Boolean function:

 $F(A,B,C,D) = \Sigma m(1, 4, 5, 6, 7, 13)$ 



You are to implement F using a single 2-bit magnitude comparator with no additional logic gates. Note that complemented literals are not available. [5 marks]

b. Given the following Boolean function:

$$G(A,B,C,D) = \Sigma m(2, 11)$$

 $G(A,B,C,D) = \Sigma m(2,11)$ 

You are to implement G using a single 2×4 decoder with one-enable and active high outputs, and one 2-input exclusive-OR gate. Note that complemented literals are not available.



3. [10 marks]

Study the following MIPS program. Arrays A and B are integer arrays.

contains the starting address of array A contains the starting address of array B \$s2, \$s0, \$zero #inst 1 \$s3, \$s1, \$zero #inst 2 110 #inst 3 t a E 4800 or \$t0, 0(\$s2) \$t1, 0(\$s3) #inst 4 00 \$t0, \$zero, L2 #inst 5 10 \$zero, done #inst 6 14 #inst 7 \$t2, \$t0, \$t1 18 \$t2, \$zero, L3 #inst 8 10 \$t0, 0(\$s3) #inst 9 10 #inst 10 \$t1, 0(\$s2) 24 #inst 11 addi \$s2, \$s2, 4 28 #inst 12 addi \$s3, \$s3, 4 20 #inst 13 0xF0480030 done:

a. Give the instruction encoding in hexadecimal for instruction 1 (add \$s2, \$s0, \$zero). The opcode for add is 0 and the funct value for add is 0x20. [2 marks] 000000 10000 00000 10000 100000 0,02009020

b. Give the instruction encoding in hexadecimal for instruction 6 (beq \$t1, \$zero, done). The opcode for beg is 0x04. [2 marks] Ox 11200020 CEN -000 0000 00000 10010 001000

c. If instruction 13 (j L1) is at memory address 0xE0480030, give the instruction encoding in hexadecimal for instruction 13. The opcode for jump is 0x02. 000010 0000 0100 1000 0000 0000 0000 10 [2 marks]

000812002

Sto > Ato) } ~

d. The following are the initial values of the array elements in arrays A and B.

Array A: Array B: 8

Fill in the final values of the elements.

[4 marks]

BCO] = ACO] A(0) = B(0)

4

## 4. [35 marks]

Zephyr is a 32-bit stack-based processor with the specifications shown below. In this table, registers "x" and "y" serve as placeholders for actual general purpose registers \$1, \$2, ..., \$8, the capital letter "V" refers to a single variable, the capital letter "A" refers to the first element of an array, and the small letter "c" refers to a constant. The capital letters "X" and "Y" refer to the top-most and second elements of the stack respectively. All constants and displacements are 2's complement signed values.

Addressing Architecture:	Stack based.
Number of General Purpose Registers:	Eight (\$1, \$2,, \$8)
Special registers:	Stack pointer (\$sp)
	Program counter (\$pc)
Instruction formats:	Fixed length 32-bit instructions
Arithmetic instructions:	ADD: X and Y are popped off the stack X+Y are pushed back onto the stack.
Arithmetic instructions. X is the top-most operand on the stack, Y is the next operand in the stack.	SUB: X and Y are popped off the stack X-Y is pushed back onto the stack.
	MUL: X and Y are popped off the stack X*Y is pushed back onto the stack.
	DIV: X and Y are popped off the stack X/Y is pushed back onto the stack.
Stack instructions:	PUSHI c: Push immediate value c onto the stack.
Stack manipulation instructions. Special register \$sp points to the top-most element of the stack. Stacks are assumed	PUSH \$y: Push register y onto the stack.
	<b>POP \$y</b> : Pop topmost item on the stack into register y.
to be arbitrarily large, while popping an empty stack will cause an error, but we WILL NOT consider that here. We will assume that the stack is never empty nor full.	ZERO: Reset \$sp to bottom of stack.

4.

1004

(continued	

Load/Store Instructions:  These are load and store instructions that get data from memory to registers and vice versa.	LW \$y, \$x: Load 32-bit word stored in address pointed to by register x into register y.  SW \$y, \$x: Store 32-bit word in register y, into the address pointed to by register x.
All addresses are byte addresses.	LB \$y, \$x: Load a single byte stored in the address indicated by register x, into the lowest (bits 7-0) bits of register y.
	SB \$y, \$x: Store the lowest 8-bits (bits 7-0) of register y into the byte address indicated by register x.
	LDI \$y, c: Store immediate constant c into register y.
	LDI \$y, V: Store address of variable V into register y.
	LDI \$y, A: Store base address of array A into register y.
	INCW \$y: Register y is incremented by 4.
	<b>DECW \$y:</b> Register y is decremented by 4.
	INC \$y: Register y is incremented by 1.
	DEC \$y: Register y is decremented by 1.
B-type instructions:	BEQ \$x, \$y, displ: Jump to address (\$pc+4) + 4*displ if register x == register y.
These are compare and branch instructions.	BNE \$x, \$y, displ: Jump to address (\$pc+4) + 4*displ if register x != register y
	BLT $x$ , $y$ , displ: Jump to address $(pc+4) + 4*displ if x < y$
	BGT \$x, \$y, displ: Jump to address (\$pc+4) + 4*displ if x>y

LOT SE, 5HS -> E LOOP: BER \$1,85, End # start Loop LDT 43,3 #\$373+ CS2100 LW \$4 97 # \$4 -> ATO BELL \$4, 83, SEP

BC+ \$4,93,5kp

000 \$4 SW 34. \$2 Slep: INCW \$7 # pants- of ACK+17 TIVE QI Hi incoment BER 95,9E, 1009.

ADD # 94=54+5

4. (continued)

a. Using the instruction set given above, write the Zephyr assembly language equivalent of this program. Ensure that your code is properly commented. [5 marks]

LUI +1,0 F 11-10 10cm for

LOT 12, x #92-107

107 \$1,0 # \$1 >0 counter I DT \$2,x # \$23@A[0] DOT \$5,5 \$\$ 9575 (090; BER \$1,85, End

All offsets in Zephyr are expressed as 16-bit word addresses, while registers are expressed as 3-bit register numbers (0002=\$1, 0012=\$2, ..., 1112=\$8), Similarly, all constants in Zephyr are 16-bit long.

There are six classes of instructions:

A: No operands (e.g. ADD)

3) 00.

B: One register operand (e.g. PUSH \$1) 26 \( \text{1} \)

C: One constant operand (e.g. PUSHI c) 11 ca ( 166 of /

D: One register and one constant operand (e.g. LDI \$1, c) 36 Ft 766 constant 136 of

E: Two registers (e.g. LW \$1, \$2) 36 rs 36 rt 26 %/

F: Two registers and a displacement (e.g. BEQ \$1, \$2, displ) We have the hispl

b. Sketch the instruction formats for all 6 classes, assuming that all 32 bits of a Zephyr instruction word are utilized fully, and that we maximize the number of opcode bits [12 marks] possible each time.

c. If we utilize an expanding opcode scheme for Zephyr, what is the maximum number Maximize 3) bit quale of opcodes possible, assuming that there are at least one instruction in each class? Show your working and reasoning process. Where convenient you may leave your 4294966240 answers in terms of powers of 2.

d. What is the minimum number of opcodes possible, assuming that there are at least morning to be speeded. one instruction in each class? Show your working and reasoning process. Again, 

e. What is the furthest forward distance that you can branch to, in the BEQ, BNE, BLT and BGT instructions? Express your answer in number of instructions. 7'5 Instruction = 32768 PC-(8ct4) +6\* 715

f. Suppose that we have an array A of words (i.e. we access elements of A one word at a time). What is the maximum size of A, expressed in words?

g. Suppose again that we have an array B of bytes (i.e. we access elements of B one byte at a time). What is the maximum size of B, expressed in bytes? [3 marks]

then demounts opposed eave your  $2^{32} - 2^5 - 2^3 - 2^{10} - 2^3 - 2^3 + 5$ [5 marks]  $2^{32} - 4(2^3 - 1) - (2^{10} - 1)$ 


5. [15 marks]

In this question we want to modify the (non-pipelined) MIPS datapath to support two new instructions: BLT and BGT - "branch on less than" and "branch on greater than".

The BLT and BGT instructions are shown below:


BLT: 0x08 displ 001000 44:00000 BGT: displ 0x12 001100

a) The ALU for the MIPS processor is shown below as a single block with two 32-bit inputs, and one 32-bit output. Show, by adding AT MOST ONE 32-input logic gate and any additional wires, how to generate the IsZero and IsNegative signals. The IsZero signal is 1 when ALUIn1 - ALUIn2 is zero, and the IsNegative signal is 1 when [4 marks] ALUIn1 - ALUIn2 is negative.



b. The CONTROL unit in the datapath must now generate BranchLess and BranchGreater signals from the instruction bits. Sketch the combinational circuits to Bronch Cappater [5 marks] generate these signals.

Branch WH c. For your convenience the MIPS datapath is shown in page 10. Sketch the combinational logic circuit needed to generate the PCSrc control signal to support passe brunch of 1. Elso 1)



Page 6 of 12

## [20 marks]

Suppose we have a cache that has an access time of 5ns, and a main memory with an access time of 80ns.

- a. What is the memory access time when you have a cache hit? 515 /
- b. What is the memory access time when you have a cache miss?
- c. You run some benchmarks on your system and find that 10,000 accesses take a total of 70 microseconds (1 microsecond = 1000 nanoseconds). What is the miss [5 marks] 2.5%.

(85) + (1-)(5) = 3000 7 (85) + (1-)(5) + (1-

d. How many bits per set do you require to store the tags? (S)

(4 marks)

(4 marks)

(4 marks)

(5 marks)

(6 marks)

(8 marks)

(9 marks)

(9 marks)

(10 marks)

(10 marks)

(10 marks)

index= 96%

is used only to store data or instructions, and not overheads like tag bits, what is the total amount of static RAM that you require to implement this cache?

cache size 216 bits lifes 125 675

block size = 32 bytes = 8 words. offcet = 5 bits valid bit = 1 bit  $3 \times 4 \times 29$ 

Of 120= 77 bytes

n. sets = 29 let index = 9 bits ~~ END OF PAPER ~~~

Additional memory needed = (+48) ×4

tag= 18 bits

(The next two pages contain the MIPS Reference Data sheet and the MIPS Datapath.)

n xef(=)

245,7e= 27 bytes

add 29 × 4(18+1) to 641CB

4864 bytes + 64 × 210 bytes

10400 bytes

68.75KB.