
CS2100 Tutorial #10 Pipelining

	RegDst	ALUSTO	MemtoReg	lemtoReg MemWrite		ALUop	
	Regust	ALUSIC	Weilloney	Memorite	op1	op0	
R-type (0 ₁₆)	1	0	0	0	1	0	
lw (23 ₁₆)	0	1	1	0	0	0	
sw (2b ₁₆)	X	1	X	1	0	0	
beq (4 ₁₆)	X	0	X	0	0	1	

Q1(a) RegDst


Opcode for R-type = 0x0 = 0b000000



	RegDst	ALLIGIO	MemtoReg	MamWrita	ALUop	
	Regusi	ALUSIC	Weilitokeg	MemWrite	op1	op0
R-type (0 ₁₆)	1	0	0	0	1	0
lw (23 ₁₆)	0	1	1	0	0	0
sw (2b ₁₆)	Х	1	X	1	0	0
beq (4 ₁₆)	Х	0	Х	0	0	1

Q1(b) MemtoReg


Opcode for lw = 0x23 = 0b100011



	RegDst	ALUSTO	MemtoReg	MemWrite	MomWrite AL	
	Regusi	ALUSIC	Memioreg	Memville	op1	op0
R-type (0 ₁₆)	1	0	0	0	1	0
lw (23 ₁₆)	0	1	1	0	0	0
sw (2b ₁₆)	X	1	X	1	0	0
beq (4 ₁₆)	X	0	X	0	0	1

Q1(c) MemWrite


Opcode for sw = 0x2B = 0b101011



	RegDst	ALLIGIO	MemtoReg	MemWrite	ALUop	
	Regusi	ALUSIC	Weillokeg	Memorite	op1	op0
R-type (0 ₁₆)	1	0	0	0	1	0
lw (23 ₁₆)	0	1	1	0	0	0
sw (2b ₁₆)	Х	1	X	1	0	0
beq (4 ₁₆)	Х	0	X	0	0	1

Q1(d) ALUOp

ALUOp1 = 0 for lw/sw (0x23/0x2B), 1 for beq (0x4) and 2 for R-type (0x0).



Q1(e) ALUControl

ALUControl takes in 8 input bits and produces 4 output bits. The following table summarizes the function.

Instruction	ALUOp	Funct field	ALU Operation	ALUControl
LW	00	XXXXXX	Add	0010
SW	00	XXXXXX	Add	0010
BEQ	01	XXXXXX	Subtract	0110
ADD	10	100000	Add	0010
SUB	10	100010	Subtract	0110
AND	10	100100	AND	0000
OR	10	100101	OR	0001
SLT	10	101010	Set on less than	0111
NOR	10	100111	NOR	1100


Let's start by naming the ALUOp bits as 'ALUOp1' and 'ALUOp0' as before, the funct bits as $F_5F_4F_3F_2F_1F_0$, and the ALUControl bits as $A_3A_2A_1A_0$.

Q1(e) ALUControl


A0:

$$A_0 = ALUOp_1 \cdot ((F_0 \oplus F_1) \cdot (F_2 \oplus F_3))$$

Instruction	ALUOp	Funct field	ALU Operation	ALUControl
LW	00	XXXXXX	Add	0010
SW	00	XXXXXX	Add	0010
BEQ	01	XXXXXX	Subtract	0110
ADD	10	100000	Add	0010
SUB	10	100010	Subtract	0110
AND	10	100100	AND	0000
OR	10	100101	OR	0001
SLT	10	101010	Set on less than	0111
NOR	10	100111	NOR	1100




A3:




Tutorial 10


DATAPATH




Pipelined Datapath




Tutorial 10






lw \$6, 4(\$7)


sub \$1, \$2, \$3




beg \$4, \$5, L2


lw \$6, 4(\$7) sub \$1, \$2, \$3








beq \$4, \$5, L2




Datapath with Forwarding

Tutorial 10 Q3




Datapath with Forwarding



add \$1, \$1, \$3


add \$1, \$2, \$3




add \$1, \$1, \$1

add \$1, \$1, \$3

add \$1, \$2, \$3





Datapath with Forwarding





add \$1, \$1, \$1 add \$1, \$1, \$3


Datapath with Forwarding













add \$3, \$2, \$1

add \$1, \$1, \$1

NOP!

lw \$1, 0(\$1)






add \$3, \$2, \$1 add \$1, \$1, \$1

If taken

changed to the target.






FIGURE 4.60 Pipelined control overview, showing the two multiplexors for forwarding, the hazard detection unit, and the forwarding unit. Although the ID and EX stages have been simplified—the sign-extended immediate and branch logic are missing

Tutorial 10 37