

Part A: Multiple-Choice Questions [Total: 6x2=12 marks]

Each multiple-choice question (MCQ) is worth **TWO** marks and has exactly **one** correct answer. Please write your answers in **CAPITAL LETTERS**.

1. What is $(20.22)_4$ in decimal?

A. 8.75
B. 8.625
C. 8.5
D. 8.25
E. None of the above.

$$2 \times 4 + 2 \times 4^{-1} + 2 \times 4^{-2} = 8.625$$

B

2. Consider the following IEEE 754 single-precision floating point number written in hexadecimal: **0x42022000**. What is the number in decimal?

A. 130.125
B. 65.0625
C. 32.53125
D. 16.265625
E. None of the above

01000010000001000100000000000000

132

power 5

$$1.0000010001 \times 2^5$$

$$100000.10001 (C)$$

3. Given that the first print (i.e., **printf #1**) is "123 321" (without the quotes) and the second print (i.e., **printf #2**) is "123 654" (without the quotes). What is the correct definition of the struct **data_t** assuming that **data_t** data variable is correctly declared and initialised at the start of main function?

```
#include <stdio.h>
typedef struct { /* blank for question */ } data_t;
void foo(data_t);
int main() {
    /* data_t data is declared correctly here */
    printf("%d %d\n", data.x[0], data.y[0]); /* printf #1 */
    foo(data);
    printf("%d %d\n", data.x[0], data.y[0]); /* printf #2 */
    return 0;
}
void foo(data_t data) {
    data.x[0] = 456;
    data.y[0] = 654;
}
```

- A. typedef struct { int x[1]; int y[1]; } data_t;
B. typedef struct { int *x ; int y[1]; } data_t;
C. typedef struct { int *x ; int *y ; } data_t;
D. typedef struct { int x[1]; int *y ; } data_t;
E. None of the above.

D

4. If we were to add "NAND \$rd, \$rs, \$rt" operation into our MIPS instructions, given our processor implementation, what will be the ALUControl signal needed?

A. 1101
B. 1110
C. 1100
D. 1111
E. None of the above.

A B A NOR B A NAND B

A	B	A NOR B	A NAND B
0	0	1	1
0	1	0	1
1	0	0	1
1	1	0	0

E A

5. Given the Boolean function $F(A,B,C,D) = \sum m(1,3,6,8,9,11,15) + \sum x(7,14)$ where x denotes don't-care, which of the following is not an EPI in the K-map of F?

A. C·D
B. B·C
C. B'·D
D. A·B'·C'
E. None of the above.

A

00	01	11	10
00	01	11	10
01	01	11	10
11	01	11	10
10	01	11	10

6. You are given a single 2x4 decoder with 1-enable and active high output, and no other devices or logic gates. Which of the following expressions cannot be implemented with this single decoder, where A, B and C are Boolean variables?

A. A·B·C
B. A'·B·C
C. A·B'·C
D. A'·B'·C'
E. None of the above.

D

Part B: Multiple-Response Questions [Total: 6×3=18 marks]

Each multiple-response question (MRQ) is worth **THREE marks** and may have one answer or multiple answers. Write out **all** correct answers. For example, if you think that A, B, C are the correct answers, write A, B, C. Please write in **CAPITAL LETTERS**.

Only if you get all the answers correct will you be awarded three marks. **No partial credit will be given for partially correct answers.**

7. Which of the following is **equivalent** to the length of the string *s* as returned by `strlen(s)`?

- A. The index of the first null character in the string *s*. ✓
- B. The number specified during the definition of variable *s* (e.g., 10 in `char s[10]`). ✓
- C. The amount of memory allocated to the string *s*. ✗
- D. The difference of the address of the first null character in the string *s* and value of string *s*. ✗ ✓
- E. Twice the average of the address of the first null character in the string *s* and the value of string *s*. ✗

8. Aiken is running the following MIPS program. What are the *possible* number of instructions executed in **total** assuming that the program does not result in an error, if you can start with any starting value of *\$s1* and *\$s2* and with any possible memory content?

```

    addi $t0, $s1, 0
    addi $t1, $zero, 1
    addi $t2, $s2, 0
loop: lb  $t3, 0($s2)
    andi $t4, $t3, 0x1
    beq  $t4, $zero, else
    sll  $t1, $t1, 1
else:  addi $t0, $t0, 1
    addi $s2, $s2, 1
    bne  $t3, $zero, loop

```

$$3 + x(7) + y(6)$$

$$28 + 12$$

- A. 9 ✓ $3+6$
 - B. 14 ✗
 - C. 15 ✓ $3+6+6$
 - D. 43 ✓ $3+4(7)+2(6)$
 - E. 63 ✓ $3+6(6)$
9. Consider the instruction "`lb $rt, imm($rs)`" in general. What is true about this instruction?

- A. The value specified by *imm* must be a multiple of 4. ✗
- B. The value in the register specified by *\$rs* must be a multiple of 4. ✗
- C. The sum of *imm* and the value in the register specified by *\$rs* must be a multiple of 4. ✗
- D. The sum of *imm* and the value in the register specified by *\$rs* can be any value. ✓
- E. The value in the register specified by *\$rs* can be any bit pattern. ✓

10. A "no-operation" typically written as **nop** is an instruction that tells the processor to do nothing. However, we can simulate this using other instructions. Instead of telling the processor to do nothing, what we want is simply to have the processor produce "no effect". In other words, no registers or memory addresses can have their value *changed* (i.e., if the value before the operation is *n*, then the value after the operation is also *n*).

Which of the following operations are valid and produce no effect? You may assume that any label is valid.

- A. `bne $0, $0, label` ✓
- B. `addi $0, $0, 0` ✓
- C. `sll $2, $2, 0` ✓
- D. `add $0, $0, $0` ✓
- E. `srl $4, $4, 0` ✓

ABCDE

ACE
cannot write to \$0.

11. Which of the following statements are true about the control signal in our processor implementation and our supported MIPS instructions in Lecture 12?

- A. If `RegWrite = 0`, it is actually *possible* to have a different implementation where there are 3 other control signals having the value of "don't care" for at least 1 instruction. ✓
- B. It is possible to have the value of `MemRead` equals to `MemWrite` in some instructions. ✓
- C. If the value of `MemRead` is not equal to `MemWrite`, then the value of `ALUSrc` is always 1. ✓
- D. There is an instruction where `Branch` is the only control signal that is equal to 1. ✗
- E. `sw` instruction may have the value of `MemRead` changed to X since the result is not going to be written into a register. ✗

ABC

12. Consider a machine with word size of 4 bytes and 16-bit fixed-length instructions with three types of instructions as shown below. Note that although Type A and Type B have the same number of bits for opcode, they are considered different instruction types because they have different kinds of operands.

- **Type A:** 4-bit opcode, 1 address and 1 register;
- **Type B:** 4-bit opcode and 1 immediate;
- **Type C:** 6-bit opcode and 2 registers.

Assume all bits are utilised and all instructions types exists, each *address* holds a **word** instead of a byte, the immediate field is in 2s complement, all addresses are used and all registers can be encoded. Which of the following statements are true about the instruction?

- A. The maximum number of Type A instructions is 15. ✗
- B. The maximum number of Type C instructions is 56. ✗
- C. There are a total of 512 bytes of memory. ✓ 2^9 bytes
- D. The maximum value of the immediate field is 2047. ✓
- E. The maximum number of registers is 16. ✗

$$2^6 - 2(2^4) = 56$$


2⁷ words

BCD

Part C: There are 5 questions in this part [Total: 70 marks]

Q13. Sequential circuits [12 marks]


- (a) A sequential circuit with 6 states: state 1 ($ABC=001_2$) through state 6 ($ABC=110_2$) is implemented using three JK flip-flops as shown below. Complete the state diagram on the Answer Sheets. One of the transitions on the state diagram has been drawn for you. [5 marks]



- (b) Is the circuit self-correcting? Explain. (Mark will not be awarded if no explanation is given or the explanation given is incomplete/incorrect.) [1 mark]

Yes. All unused states will eventually transit to a used state.


- (c) Redesign the circuit using only **T flip-flops**. You do not have to follow where the unused states transit to in the given circuit above. That is, you only need to make sure that the transitions from the used states follow the above circuit. You do not need to draw your new design. Write out the flip-flop input functions T_A , T_B and T_C so that your new design can be implemented with the fewest number of logic gates other than the flip-flops. [6 marks]




Q14. Combinational circuits [16 marks]

Note that logical constants 0 and 1 are available, but not complemented literals.

- (a) Given the following circuit which comprises a 2x4 decoder with 1-enable and active high outputs and a 4:1 multiplexer, write out the sum-of-minterms expression of $F(A,B,C,D)$ in the Σm notation. [4 marks]




- (b) The circuit below comprises a 2-bit parallel adder and 2 XOR gates. The circuit is housed inside a chip so the only connections available are those that extend out of the dotted box. [4 marks]



- (c) [Total: 8 marks]

Given this Boolean function: $G(A,B,C,D) = \Sigma m(0, 4, 6, 8, 9, 10, 12, 13, 14, 15)$,

- (i) How many PIs and EPIs are there in the K-map of G? 4, 4. [2 marks]
- (ii) Write the simplified SOP expression for G. $AB + AC' + AD' + C'D'$ [2 marks]
- (iii) Implement G using at most two 4-bit magnitude comparators and a 2-input OR gate. The block diagram of a 4-bit magnitude comparator is shown below. [4 marks]



Q15. MIPS [13 marks]

Study the following MIPS code on integer arrays A and B, with array B containing twice as many elements as array A. The following are the variable mappings:

- \$a0 = size (number of elements in array A)
- \$a1 = base address of array A
- \$a2 = base address of array B

```
.data
size: .word 5
A: .word 1, 2, 3, 4, 5
B: .word 5, 3, 4, 5, 3, 8, 2, 5, 9, 4

.text
main: la $t0, size      # $t0 is the address of size
      lw $a0, 0($t0)    # $a0 is the content of size
      la $a1, A         # $a1 is the base address of array A
      la $a2, B         # $a2 is the base address of array B

# -----
      add $t0, $0, $0    # I1; i = 0
      addi $t1, $a1, 0   # I2; $t1 = &A[0]
      addi $t2, $a2, 0   # I3; $t2 = &B[0]
      sll $t3, $a0, 2    # I4
loop: slt $t4, $t0, $t3  # I5; if i < size
      beq $t4, $0, end   # I6
      lw $s1, 0($t1)     # I7; $s1 = A[i]
      lw $s2, 0($t2)     # I8; $s2 = B[i]
      slt $t4, $s1, $s2  # I9; if $s1 < $s2
      beq $t4, $0, skip  # I10
      add $t9, $s1, $0    # I11
      add $s1, $s2, $0    # I12; $s1 = B[i]
      add $s2, $t9, $0    # I13
skip: sw $s1, 0($t1)     # I14
      sw $s2, 0($t2)     # I15
      addi $t0, $t0, 4   # I16; i = i + 4
      addi $t1, $t1, 4   # I17; $t1 = $t1 + 4
      addi $t2, $t2, 8   # I18; $t2 = $t2 + 8
      j loop             # I19
# -----
end: li $v0, 10          # system call code for exit
      syscall
```

Q15. (continue...)

B[1, 2, 3, 4, 3, 8, 2, 5, 9, 4]

- (a) Write out the contents of array B after the execution of the MIPS code. [2]
- (b) Using the variable names (size, A, B) shown in the variable mappings above, write an equivalent C code corresponding to instructions I1 to I19 in the above MIPS code. You may use additional variable(s) if needed. [4]
- Do not do a line-by-line direct translation of the MIPS code. You do not need to declare the variables in your C code.
- (c) Write the instruction encoding of instruction I5 (slt \$t4, \$t0, \$t3) in hexadecimal. The value in shamt for slt instructions is zero. [2]
- (d) Assuming that I19 (j loop) is stored at address 0x0040 0084, (i) calculate the address of I5 (slt \$t4, \$t0, \$t3) and (ii) write the instruction encoding of I19 (j loop) in hexadecimal. [2]
- (e) Change the code from I11 to I15 to make the code more efficient. Make the changes on the Answer Sheets. Except for moving the labels if necessary, you are not to change the code outside of I11 to I15. [3]

b) ~~if~~

```
int i = 0;
while (i < size) {
    int* t1 = &A[i];
    int* t2 = &B[i];
    while (i < size) {
        int s1 = *t1;
        int s2 = *t2;
        boolean t4 = s1 < s2;
```

c) ~~skip: sw~~

```
skip: sw $s1, 0($t2)
      sw $s2, 0($t1)
```

c) ~~00000000~~ 01000 01011 01100 00000 101010
0x010B602A

d) Address of I5 is 0x0040004C.
0x08100013

0000 1000 0001 0000 0000 0000 0100 1100

Q16. Pipelining [13 marks]

Refer to the following MIPS code which is the same as the one in question 15. Here, we look only at instructions I1 to I19. Pay attention to the assumptions (underlined> given below.

```

add $t0, $0, $0      # I1; i = 0
addi $t1, $a1, 0     # I2; $t1 = &A[0]
addi $t2, $a2, 0     # I3; $t2 = &B[0]
sll $t3, $a0, 2      # I4
loop: slt $t4, $t0, $t3 # I5
      beq $t4, $0, end  # I6
      lw $s1, 0($t1)    # I7
      lw $s2, 0($t2)    # I8
      slt $t4, $s1, $s2 # I9
      beq $t4, $0, skip # I10
      add $t9, $s1, $0   # I11
      add $s1, $s2, $0   # I12
      add $s2, $t9, $0   # I13
skip:  sw $s1, 0($t1)    # I14
      sw $s2, 0($t2)    # I15
      addi $t0, $t0, 4   # I16
      addi $t1, $t1, 4   # I17
      addi $t2, $t2, 8   # I18
      j loop            # I19
end:

```

Assuming a 5-stage MIPS pipeline, and all elements in array A are smaller than all elements in array B, answer the parts below. You need to count until the last stage of instruction I19.

- (a) How many cycles does this code segment take to complete its execution in the first iteration (I1 to I19) in an ideal pipeline, that is, one with no delays? $4 + 19 = 23$. [2]

For parts (b) to (d) below, given the assumption for each part, how many additional cycles does this code segment (I1 to I19) take to complete its execution in the first iteration as compared to an ideal pipeline computed in (a)? Note that the jump instruction (j) computes the target address to jump to in its ID stage (stage 2). No delayed branching is used.

Write the total number of additional delay cycles for each of the parts (b) to (d). For example, if part (a) takes 10 cycles and part (b) takes 30 cycles, then you should write +20 for part (b).

- (b) Assuming without forwarding and branch decision is made at MEM stage (stage 4). ~~11~~ $23 + 2 = 25$ [2]
No branch prediction is made.
- (c) Assuming with forwarding and branch decision is made at MEM stage (stage 4). 12345 [2]
No branch prediction is made. $1 + 23 = 24$
- (d) Assuming with forwarding and branch decision is made at ID stage (stage 2). 1 [2]
Branch is predicted not taken.
- (e) Assuming the setting in part (b) above (without forwarding and branch decision at MEM stage), without affecting the correctness of the code, is it possible to move one instruction to somewhere else to reduce the number of delay cycles? If so, indicate which instruction to move, where to move it to, and how many delay cycles are reduced by moving it. If it is not possible, explain. Not possible. The instructions are already done [2]

Page 10 of 13

at the earliest possible stage. Shifting the instructions will not affect or increase the number of cycles.

Q17. Cache [16 marks]

Refer to the following MIPS code which is the same as the one in question 15. Here, we look only at instructions I1 to I19. The data segment in the MIPS code in question 15 no longer applies here as the arrays contain a lot more elements in this question.

```


add $t0, $0, $0      # I1; i = 0
addi $t1, $a1, 0     # I2; $t1 = &A[0]
addi $t2, $a2, 0     # I3; $t2 = &B[0]
sll $t3, $a0, 2      # I4
loop: slt $t4, $t0, $t3 # I5
      beq $t4, $0, end  # I6
      lw $s1, 0($t1)    # I7
      lw $s2, 0($t2)    # I8
      slt $t4, $s1, $s2 # I9
      beq $t4, $0, skip # I10
      add $t9, $s1, $0   # I11
      add $s1, $s2, $0   # I12
      add $s2, $t9, $0   # I13
skip:  sw $s1, 0($t1)    # I14
      sw $s2, 0($t2)    # I15
      addi $t0, $t0, 4   # I16
      addi $t1, $t1, 4   # I17
      addi $t2, $t2, 8   # I18
      j loop            # I19
end:

```

For parts (a) and (b): You are given a 2-way set-associative instruction cache with 16 words in total. The replacement policy is LRU (least recently used). You may assume the following:

- There are **100 elements** in array A and twice as many elements in array B.
- All elements in array A are smaller than all elements in array B. \leftarrow branch not taken
- Instruction I1 is stored at address **0x4488 FFFC**.
- Consider only instructions I1 to I19 in the execution of the code.

- (a) Assume that each block contains 2 words. 8 blocks 4 sets $blocksize\ 8\ bytes$
(i) How many bits are there in the set index field? In the byte offset field? $2, 3$. [2]
(ii) How many misses in total are there in the execution of the code? 100 [2]
- (b) Assume that each block contains 4 words.
How many misses in total are there in the execution of the code? 50 [2]



Q17. Cache (continue...)

For parts (c) to (e): You are given a **direct-mapped data cache** with 1024 words in total and each block contains 16 words. Recall that array *B* contains twice as many elements as array *A*. You may assume the following:

- Array *A* starts at address **0xFFFF 0000**.
- Array *B* follows immediately after array *A* in the memory. That is, if the last element of array *A* is at address *x*, then the first element of array *B* is at address $(x + 4)$.
- Only **lw** instructions are considered for the calculation of hits and misses; **sw** instructions are to be excluded from the calculation.

(c) How many bits are there in the index field? In the byte offset field? ~~4, 6~~ 6, 6. [2]

(d) Assuming that array *A* contains **512** elements, how many data access hits in total are in the data cache in the execution of the code (i) for array *A* and (ii) for array *B*? [4]

(e) Assuming that array *A* contains **1024** elements, how many data access hits in total are in the data cache in the execution of the code (i) for array *A* and (ii) for array *B*? [4]

=== END OF PAPER ===

2¹⁰ 512: 0000 0000 0000
1024: 1000 0000 0000
0000

Cache size 2¹⁰ words

Block size = 2⁴ words = 2⁶ bytes

1024
0xFFFF1000
no. of blocks = 2⁶

set index
000000
000001
.
.
.

~~512 elements~~ → 32 miss 480 hit.

~~32 miss~~

~~Index~~