CS2100

Questions 1 - 6: Each question has only one correct answer. Write your answers in the boxes provided in the Answer Booklet. One mark is awarded for a correct answer and no penalty for wrong answer.

 When you need multi-bit values in Logisim, you use this tool as shown in the picture below. What is this tool called?



- A. Splitter
- B. Zipper

A

- C. Comb
- D. Brush
- E. There isn't such a thing.
- 2. Which of the following is a pseudo instruction in MIPS?
 - A. sub (subtract)
 - B. slti (set less than immediate)
 - C. bgt (branch on greater than)
 - D. xor (bitwise exclusive-OR)
 - E. None of the above.
- A program containing 5000 instructions is run on a machine with a clock frequency of 2 GHz. The table below shows the number of cycles for each instruction class and their frequencies in the program.

Instruction class	A	В	C	D	
CPI	3	5	4	6	
Frequency	40%	20%	20%	20%	

How long does the program take to run on this machine?

- A. 2.38 microseconds
- 2000(3)+1000(5)+1000(4)+2000(6)
- B. 10.5 microseconds

=21000 cycles

- C. 11.25 microsecondsD. 21.0 microseconds
- E. 42.0 microseconds

B

No. A cycle 245 = 27 sets. Afret = 4 bits, index = 7 bits. 213 bytes = 2" words

- 4. Consider a 4-way set associative cache with a full data capacity of 8192 bytes. Each cache block consists of 4 words, and each word is 4 bytes long. What are the number of bits in the set-index field and the number of bits in the offset field of the memory address?
 - A. Set-index = 4 bits; Offset = 2 bits
 - B. Set-index = 6 bits; Offset = 2 bits
 - C. Set-index = 6 bits; Offset = 4 bits
 - D. Set-index = 7 bits; Offset = 4 bits
 - Set-index = 8 bits; Offset = 4 bits 2



- 5. The five stages of a certain pipeline take 2 ns, 3 ns, 4 ns, 5 ns, and 2 ns. If there are 20 instructions, what is the maximum speedup in the execution time of a pipeline implementation compared to a single-cycle implementation?
 - A. 2.50
 B. 2.67
 C. 2.88
 D. 3.20
 E. 5.00
- 6. A certain machine has 3 types of instructions: A, B and C. Type-A instructions have opcode of 4 bits, type-B 6 bits, and type-C 8 bits. Assuming that each type must have at least one instruction, and the encoding space for opcode is completely utilized, what is the maximum number of type-C instructions you can have using an expanding opcode scheme?
 - A. 220
 - B. 227
 - C. 236 D. 254
 - E. -256

78/	76-1	1	24-11)	
(- 1	1	21-11)	

TITTE	
	c -
	2, 22
	2'-2'-2

011 100 1X


100 101 XD

101 101 101

0

7. [8 marks]

A sequential circuit goes through the following states, whose state values are shown in decimal, as shown below:



The states are represented by 3-bit values ABC. Implement the sequential circuit using a JK flip-flop for A, a T flip-flop for B, and a D flip-flop for C. JA=8.C Dc=C+A

- a. Write out the simplified SOP expressions for all the flip-flop inputs. Note that the 10 PO 00 DA simplified expression for KA has been done for you (KA = 0). [3 marks] 111 101 10 6 Y
 - b. Complete the logic diagram on the answer booklet, by adding one inverter and a minimum number of logic gates of another type.
 - c. Complete the given state diagram on the answer booklet, by indicating the next state for each of the two unused states.
 - d. Is the circuit self-correcting? Explain your answer. (No mark will be awarded if there is no explanation or the explanation is wrong.)

You France possible state is able to transit to a valid state.

[5 marks]


0110

Given the following Boolean function: $F(A,B,C,D) = \Sigma m(5, 6, 9, 10)$

You are to implement F using at most two 2-bit magnitude comparators and one two-input logic gate. Note that complemented literals are not available.

No marks will be given if the above conditions are not met.

The block diagram of a 2-bit magnitude comparator is shown on the right. $X=X_1X_0$ and $Y=Y_1Y_0$ are unsigned binary values.



addi opude 001000

ALU control = 00 (0

Read duta will be o

ALLL OD = 00

[6 marks] Answer the following parts about the addi (add immediate) instruction.

a. What are the values of the control signals RegDst and ALUSrc for addi? [2 marks]

INCTO:16) Synthismed Given that \$s1 contains the value 4, \$t1 contains the value 8, and the data in some memory are shown in the table on the right. Will monreal aclass this?

The addi instruction below is to be executed. Suppose due to some hardware fault, the value 1 is erroneously generated for the control signal MemtoReg. What is the final value in \$s1 after the addi instruction is executed? Explain clearly. [4 marks]

Address	Data
0	57
4	-43
8	100
12	3
16	98
20	62
24	-31

addi \$s1, \$t1, 12

3. Data in address of 12 is misclassely written to describely vegitter.

10001 0000 0000 0000 1190 Page 4 of 10 add tal, \$10,50 00000 00000 00000 00000 100000 100000 0400407800 (r) sal, sal, 2

CS2100

10. [10 marks]

000000 00101 00000 00101 00010 booms Study the partial MIPS program below. Q ODA 0 2882


The input \$a1 contains 30 bits of data padded with two zeroes at the end (right-most two bits). The 30 bits are data collected in a half-hour period. Each data bit indicates whether the light is off (0) or on (1) during a period of one minute. The state of the light (off or on) may only change at the beginning of a one-minute period. For instance, if \$a1 contains the following data (only the first 8 bits are shown) 01110010... it means that the light is off in the first minute, on in the next three minutes, off in the next two minutes, on in the next minute, and so on.

The partial MIPS program below computes the number of times the light changed from off to on in that 30-minute period, that is, the number of times "01" appears in \$a1.

- (a) Write the instruction encoding in hexadecimal for the add \$a1. \$v0. \$0 and srl \$a1. \$a1. 2 instructions. [2 marks]
- (b) Complete the program on the Answer Booklet using not more than 10 MIPS instructions. You are NOT to change or add any instruction before the "Loop" label. [8 marks]

```
# register $al contains a 32-bit value to be read
# register $a2 is the answer: the number of "01" in $a1
main: li
          $v0. 5
                        # code 5: read int call
     syscall
                        # syscall to read int
          $a1, $v0, $0 # transfer int read into $a1
     srl $a1, $a1, 2 # shift right $a1 by 2 bits
     andi $t1, $a1, 1
                      # extract last bit of $a1 to $t1
     add $a2, $0, $0
                       # initialise the answer to 0
     addi $t9, $0, 30
                       # initialise loop counter to 30
Loop:
```

beg \$19, \$0, End # check end certifien andi \$14, tal, 3 # extract last 2 bits of sar to other addi \$t3, \$0.2 # set constant 2. Monreal=0p5. opli.op1.op1.op0. bne \$t4.4t3, clop # checker \$t4=2 addital, tal, 1 # movement counter Hence lest reg has value o. skip: Stl tal, \$41, \$ # thiff right tal by , bit addi sta, sta, -1 #decrement sta # replace Loop Page 5 of 10 End.



Page 6 of 10

MIPS Reference Data (partial)

Name	Mnemonic	Format	Operation	Opcode/Funct
Add	add	R	R[rd] = R[rs] + R[rt]	0/20 _{hex}
Add Immediate	addi	-1	R[rt] = R[rs] + SignExtImm	8 _{hex}
And	And and		R[rd] = R[rs] & R[rt]	0/24 _{hex}
And Branch On Equal	beq	1	If (R[rs] == R[rt]) PC = PC + 4 + BranchAddr	4 _{hex}
Load Word lw		1	R[rt] = M[R[rs] + SignExtImm]	23 _{hex}
Or or		R	R[rd] = R[rs] R[rt]	0/25 _{hex}
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1:0	0/2A _{hex}
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt	0/02 _{hex}
Store Word sw		- 1	M[R[rs] + SignExtImm] = R[rt]	2B _{hex}
Subtract	sub	R	R[rd] = R[rs] - R[rt]	0/22 _{hex}

IF ID EX RW MW

(W

aldi

12

IO

Appendix A

BASIC INSTRUCTION FORMATS

	opcode		rs	r	t	rd	shar	nt	funct	
31		26 25	21	20	16 1	5 1	1 10	6 5		0
	opcode		rs	r	t		imme	ediate		
31		26 25	21	20	16 1	5				0
	opcode					address	s			

REGISTER NAMES AND NUMBERS

Block 4 B[28] B[19] B[30] B[31]

Name	Number	Use			
\$zero	0	The constant value 0			
\$at	1	Assembler Temporary			
\$v0 - \$v1	2-3	Values for Function Results and Expression Evaluation			
\$a0 - \$a3	4-7	Arguments			
\$t0 - \$t7	8-15	Temporaries			
\$s0 - \$s7	16-23	Saved Temporaries			
\$t8 - \$t9	24 - 25	Temporaries			
\$k0 - \$k1	26-27	Reserved for OS Kernel			
\$gp	28	Global Pointer			
\$sp	29	Stack Pointer			
\$fp	30	Frame Pointer			
\$ra	31	Return Address			

~~ END OF PAPER ~~~

Page 7 of 10