7. MIPS Basic Instructions Checklist

Operation	Opcode in MIPS				Meaning
Addition	add	\$rd,	\$rs,	\$rt	<pre>\$rd = \$rs + \$rt</pre>
Addition	addi	\$rt,	\$rs,	C16 _{2s}	<pre>\$rt = \$rs + C16_{2s}</pre>
Subtraction	sub	\$rd,	\$rs,	\$rt	<pre>\$rd = \$rs - \$rt</pre>
Shift left logical	sll	\$rd,	\$rt,	C5	<pre>\$rd = \$rt << C5</pre>
Shift right logical	srl	\$rd,	\$rt,	C5	<pre>\$rd = \$rt >> C5</pre>
AND bitwise	and	\$rd,	\$rs,	\$rt	<pre>\$rd = \$rs & \$rt</pre>
AND DITWISE	andi	\$rt,	\$rs,	C16	<pre>\$rt = \$rs & C16</pre>
OR bitwise	or	\$rd,	\$rs,	\$rt	<pre>\$rd = \$rs \$rt</pre>
OR bitwise	ori	\$rt,	\$rs,	C16	<pre>\$rt = \$rs C16</pre>
NOR bitwise	nor	\$rd,	\$rs,	\$rt	\$rd = \$rs ↓ \$rt
XOR bitwise	xor	\$rd,	\$rs,	\$rt	<pre>\$rd = \$rs ^ \$rt</pre>
VOK DIIMISE	xori	\$rt,	\$rs,	C16	<pre>\$rt = \$rs ^ C16</pre>

C5 is $[0 \text{ to } 2^5-1]$

 $C16_{2s}$ is $[-2^{15}$ to 2^{15} -1]

C16 is a 16-bit pattern

3.1 Storage Architecture: Common Design

Stack architecture:

Operands are implicitly on top of the stack.

• Accumulator architecture:

One operand is implicitly in the accumulator (a special register).
 Examples: IBM 701, DEC PDP-8.

General-purpose register architecture:

- Only explicit operands.
- Register-memory architecture (one operand in memory).
 Examples: Motorola 68000, Intel 80386.
- Register-register (or load-store) architecture.
 Examples: MIPS, DEC Alpha.


Memory-memory architecture:

All operands in memory. Example: DEC VAX.

3.2 Memory Content: Endianness


Endianness:

 The relative ordering of the bytes in a multiple-byte word stored in memory



J FORMAT

Summary: Given a Jump instruction



MIPS Instruction Execution Example

	add \$rd, \$rs, \$rt	lw \$rt, ofst(\$rs)	beq \$rs, \$rt, ofst	
Fetch	standard	standard	standard	
Decode	○ Read [\$rs] as <i>opr1</i>	○ Read [\$rs] as <i>opr1</i>	○ Read [\$rs] as <i>opr1</i>	
Operand Fetch	○ Read [\$rt] as <i>opr1</i>	○ Use ofst as opr2	○ Read [\$rt] as opr2	
ALU	Result = opr1 + opr2	esult = opr1 + opr2		
Memory Access		Use <i>MemAddr</i> to read from memory		
Result Write	Result stored in \$rd	Memory data stored in \$rt	if (<i>Taken</i>) PC = <i>Target</i>	

MIPS Reference Data

W	

					<u> </u>				
CORE INSTRUCTION SET OPCODE									
NAME, MNEMO	NIC	FOR- MAT			/ FUNCT (Hex)				
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{hex}				
Add Immediate	addi	ı	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}				
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}				
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]	. ,	0 / 21 _{hex}				
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}				
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c _{hex}				
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}				
Branch On Not Equa	l bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}				
Jump	j	J	PC=JumpAddr	(5)	2_{hex}				
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 _{hex}				
Jump Register	jr	R	PC=R[rs]		$0 / 08_{hex}$				
Load Byte Unsigned	lbu	I	$R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}$	(2)	24 _{hex}				
Load Halfword Unsigned	lhu	I	$R[rt]=\{16\text{'b0,M}[R[rs] + \text{SignExtImm}](15:0)\}$	(2)	25 _{hex}				
Load Linked	11	I	R[rt] = M[R[rs]+SignExtImm]	(2,7)	30_{hex}				
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}				
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)					
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		$0/27_{hex}$				
Or	or	R	R[rd] = R[rs] R[rt]		$0/25_{hex}$				
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)					
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		$0/2a_{hex}$				
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a_{hex}				
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6)	b_{hex}				
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b _{hex}				
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		$0 / 00_{hex}$				
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		$0 / 02_{hex}$				
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}				
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	$38_{ m hex}$				
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}				
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)					
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	IICA				
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		$0/23_{hex}$				
(1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate }									

(2) SignExtImm = { 16{immediate[15]}, immediate }

(3) ZeroExtlmm = { 16{1b'0}, immediate }

(4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }

(5) $JumpAddr = \{ PC+4[31:28], address, 2'b0 \}$

(6) Operands considered unsigned numbers (vs. 2's comp.)

(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
1	opcode	rs	rt		immediate	:
	31 26	25 21	20 16	15		0
J	opcode			address		
	31 26	25				0

ARITHMETIC CORE INSTRUCTION SET

			0	/ FMT /FT
		FOR-		/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FPAdd Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add		FR	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} +$	11/11//0
Double	add.d	гк	{F[ft],F[ft+1]}	11/11//0
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft])? 1:0	11/10//y
FP Compare	c.x.d*	FR	$FPcond = ({F[fs],F[fs+1]}) op$	11/11//y
Double			{F[ft],F[ft+1]})? 1:0	11/11//y
			==, <, or <=) (y is 32, 3c, or 3e)	
	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double			{F[ft],F[ft+1]}	
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
Double			{F[ft],F[ft+1]}	
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1
Double			{F[ft],F[ft+1]}	21/ / /
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	
Load FP Double	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2)	35///
Move From Hi	mfhi	D	F[rt+1]=M[R[rs]+SignExtImm+4]	0 ///10
Move From Lo	mflo	R R	R[rd] = Hi	0 ///10
Move From Control		R	R[rd] = Lo	10/0//0
Multiply	mrcu mult	R	R[rd] = CR[rs] {Hi,Lo} = $R[rs] * R[rt]$	0///18
Multiply Unsigned		R		
Shift Right Arith.		R		0///3
Store FP Single	sra	I	R[rd] = R[rt] >>> shamt	
Store FP Single Store FP	swcl	1	M[R[rs]+SignExtImm] = F[rt] (2)	
Double	sdcl	1	M[R[rs]+SignExtImm] = F[rt]; (2) M[R[rs]+SignExtImm+4] = F[rt+1]	3d//
Double			M[K[13]+3ighexuilin+4] - F[ft+1]	

OPCODE

FLOATING-POINT INSTRUCTION FORMATS

FR	opcod	de	fmt		ft		fs	fd	funct
	31	26	25	21 20)	16 15	11	10	6 5 0
FI	opcod	de	fmt		ft			immedia	te
	2.1	26	25	21.20		16.15			0


PSEUDOINSTRUCTION SET

3I	TODOING I HUCTION SET			
	NAME	MNEMONIC	OPERATION	
	Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label	
	Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label	
	Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$	
	Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$	
	Load Immediate	li	R[rd] = immediate	
	Move	move	R[rd] = R[rs]	

REGISTER NAME, NUMBER, USE, CALL CONVENTION

STER NAME, NUMBER, USE, CALL CONVENTION							
NAME NUMBER		USE	PRESERVEDACROS A CALL?				
\$zero	0	The Constant Value 0	N.A.				
\$at	1	Assembler Temporary	No				
\$v0-\$vl	2-3	Values for Function Results and Expression Evaluation	No				
\$a0-\$a3	4-7	Arguments	No				
\$t0-\$t7	8-15	Temporaries	No				
\$s0-\$s7	16-23	Saved Temporaries	Yes				
\$t8-\$t9	24-25	Temporaries	No				
\$k0-\$k1	26-27	Reserved for OS Kernel	No				
\$gp	28	Global Pointer	Yes				
\$sp	29	Stack Pointer	Yes				
\$fp	30	Frame Pointer	Yes				
\$ra	31	Return Address	Yes				

R-Format Register Ordering



arith \$rd, \$rs, \$rt

NOTE:

opcode is always 0
shamt is always 0
arith is arithmetic operation

opcode	rs	rt	rd	shamt	funct
0	rs	rt	rd	0	XX

MIPS instruction

shift \$rd, \$rt, shamt

NOTE:

opcode is always 0
rs is always 0
shift is shift operation

opcode	rs	rt	rd	shamt	funct
0	0	rt	rd	shamt	XX

2. RISC vs CISC: The Famous Battle

- Two major design philosophies for ISA:
- Complex Instruction Set Computer (CISC)
 - Example: x86-32 (IA32)
 - Single instruction performs complex operation
 - VAX architecture had an instruction to multiply polynomials
 - Smaller program size as memory was premium
 - Complex implementation, no room for hardware optimization
- Reduced Instruction Set Computer (RISC)
 - Example: MIPS, ARM
 - Keep the instruction set small and simple, makes it easier to build/optimise hardware
 - Burden on software to combine simpler operations to implement high-level language statements