From lecture slide:

To tutors:
The first 3 slides
are taken from
the lectures. I will
just tell students
that these are the
slides they should
refer to while
doing the
questions in this
tutorial. I am not
going to explain
these 3 slides.

Generating ALUControl Signal


Opcode	ALUop	Instruction Operation	Funct field	ALU action	ALU control
lw	00	load word	XXXXXX	add	0010
sw	00	store word	store word xxxxxx		0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	10 0000	add	0010
R-type	10	subtract	10 0010	subtract	0110
R-type	10	AND	10 0100	AND	0000
R-type	10	OR	10 0101	OR	0001
R-type	10	set on less than	10 1010	set on less than	0111

Instruction Type	ALUop
lw/sw	00
beq	01
R-type	10

Generation of 2-bit **ALUop** signal will be discussed later


Function	ALUcontrol
AND	0000
OR	0001
add	0010
subtract	0110
slt	0111
NOR	1100

5. Combinational Circuit Implementation



1. Identified Control Signals

Control Signal	Execution Stage	Purpose	
RegDst	Decode/Operand Fetch	Select the destination register number	
RegWrite	Decode/Operand Fetch RegWrite	Enable writing of register	
ALUSrc	ALU	Select the 2 nd operand for ALU	
ALUcontrol	ALU	Select the operation to be performed	
MemRead/ MemWrite	Memory	Enable reading/writing of data memory	
MemToReg	RegWrite	Select the result to be written back to register file	
PCSrc	Memory/RegWrite	Select the next PC value	



MIPS Reference Data

					<u> </u>
CORE INSTRUCT	ON SE				OPCODE
NAME, MNEMO	NIC	FOR- MAT			/ FUNCT (Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{hex}
Add Immediate	addi	ı	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]	. ,	0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c _{hex}
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equa	l bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2_{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3_{hex}
Jump Register	jr	R	$PC=R[r_S]$		$0 / 08_{hex}$
Load Byte Unsigned	lbu	I	$R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}$	(2)	24 _{hex}
Load Halfword Unsigned	lhu	I	$R[rt]=\{16\text{'b0,M}[R[rs] + \text{SignExtImm}](15:0)\}$	(2)	25 _{hex}
Load Linked	11	I	R[rt] = M[R[rs]+SignExtImm]	(2,7)	30_{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		$0/27_{hex}$
Or	or	R	R[rd] = R[rs] R[rt]		$0/25_{hex}$
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		$0/2a_{hex}$
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0 (2)	a_{hex}
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6)	b_{hex}
Set Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b _{hex}
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		$0 / 00_{hex}$
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		$0 / 02_{hex}$
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	$38_{ m hex}$
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	IICA
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		$0/23_{hex}$
			se overflow exception mm = { 16{immediate[15]}, immediate[15]}	ediate	}

(2) SignExtImm = { 16{immediate[15]}, immediate }

(3) ZeroExtlmm = { 16{1b'0}, immediate }

(4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }

(5) $JumpAddr = \{ PC+4[31:28], address, 2'b0 \}$

(6) Operands considered unsigned numbers (vs. 2's comp.)

(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
1	opcode	rs	rt		immediate	:
	31 26	25 21	20 16	15		0
J	opcode			address		
	31 26	25				0

ARITHMETIC CORE INSTRUCTION SET

			0	/ FMT /FT
		FOR-		/ FUNCT
NAME, MNEMO		MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FPAdd Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add		FR	$\{F[fd],F[fd+1]\} = \{F[fs],F[fs+1]\} +$	11/11//0
Double	add.d	гк	{F[ft],F[ft+1]}	11/11//0
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft])? 1:0	11/10//y
FP Compare	c.x.d*	FR	$FPcond = ({F[fs],F[fs+1]}) op$	11/11//y
Double			{F[ft],F[ft+1]})? 1:0	11/11//y
			==, <, or <=) (y is 32, 3c, or 3e)	
	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$	11/11//3
Double			{F[ft],F[ft+1]}	
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2
Double			{F[ft],F[ft+1]}	
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$	11/11//1
Double			{F[ft],F[ft+1]}	21/ / /
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	
Load FP Double	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2)	35///
Move From Hi	mfhi	D	F[rt+1]=M[R[rs]+SignExtImm+4]	0 ///10
Move From Lo	mflo	R R	R[rd] = Hi	0 ///10
Move From Control		R	R[rd] = Lo	10/0//0
Multiply	mrcu mult	R	R[rd] = CR[rs] {Hi,Lo} = R[rs] * R[rt]	0///18
Multiply Unsigned		R		
Shift Right Arith.		R		0///3
Store FP Single	sra	I	R[rd] = R[rt] >>> shamt	
Store FP Single Store FP	swcl	1	M[R[rs]+SignExtImm] = F[rt] (2)	
Double	sdcl	1	M[R[rs]+SignExtImm] = F[rt]; (2) M[R[rs]+SignExtImm+4] = F[rt+1]	3d//
Double			M[K[13]+3ighexuilin+4] - F[ft+1]	

OPCODE

FLOATING-POINT INSTRUCTION FORMATS

FR	opcod	le	fmt		ft		fs	fd	T	funct	
	31	26	25	21 2	0	16 15	11	10	6 5		0
FI	opcod	le	fmt		ft			immed	iate		
	3.1	26	25	21.2		16.15					0

PSEUDOINSTRUCTION SET

3I	EUDOINS I HUCTION SET		
	NAME	MNEMONIC	OPERATION
	Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
	Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
	Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
	Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
	Load Immediate	li	R[rd] = immediate
	Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

STER NAME, NUMBER, USE, CALL CONVENTION							
NAME	NUMBER	USE	PRESERVED ACROSS A CALL?				
\$zero	0	The Constant Value 0	N.A.				
\$at	1	Assembler Temporary	No				
\$v0-\$vl	2-3	Values for Function Results and Expression Evaluation	No				
\$a0-\$a3	4-7	Arguments	No				
\$t0-\$t7	8-15	Temporaries	No				
\$s0-\$s7	16-23	Saved Temporaries	Yes				
\$t8-\$t9	24-25	Temporaries	No				
\$k0-\$k1	26-27	Reserved for OS Kernel	No				
\$gp	28	Global Pointer	Yes				
\$sp	29	Stack Pointer	Yes				
\$fp	30	Frame Pointer	Yes				
\$ra	31	Return Address	Yes				

	Function					
Ainvert	Binvert	Binvert Operation				
0	0	00	AND			
0	0	01	OR			
0	0	10	add			
0	1	10	subtract			
0	1	11	slt			
1	1	00	NOR			

