CS2100 18/19 (ans awn)

### 1. [12 marks]

Study the following MIPS code, which has one input \$50 and two outputs \$10 and \$11.

addi \$t0, \$zero, 32 100000 to = 32
addi \$t1, \$zero, 32 100000 to = 32
L: beq \$s0, \$zero, N
andi \$t2, \$s0, 0x0001
beq \$t2, \$zero, E
addi \$t1, \$t1, -1
E: addi \$t0, \$t0, -1
srl \$s0, \$s0, 1
j L
N:

- (a) What are the values of \$t0 and \$t1 at the end of the execution if the value of \$s0 at the start is 32? \00000 \( \text{Set} = \frac{30}{2} \) [2 marks]
- (b) If the value of \$50 is 43 at the start of execution, what is the total number of times both beq instructions branch? That is, when both "beq \$s0, \$zero, N" branches to N | and "beq \$t2, \$zero, E" branches to E. 2 [2 marks]
- (c) Give a value of \$50 at the start such that the values of \$10 and \$11 at the end of the execution are both 0.
- (d) What is the encoding of the only **R-format** instruction above in hexadecimal? [2 marks]
- (e) Write the relationship between \$t0 and \$50 as well as between \$t1 and \$50 in a single sentence each. It o represents brumber of bits out of 32 bit number [2 marks]

  not utilized by \$50. \$t1 represents total number of bits in a \$2 bit number \$50.
- f) Our current MIPS instruction set does not have load half-word since 1hw is a pseudo-instruction. 1hw loads 16 bits from memory to the lower half of the register and sets the upper half of the register to all zeros. The pseudo-instruction 1hw \$t0, 80(\$zero) will be translated into actual MIPS instructions before being run. Write down the equivalent actual instructions to perform load half-word in the fewest number of MIPS instructions possible.

Thu Sto, 88 (10) [W and 24

14 160, 160, 0x [2 marks]

14 160, 160, 0x [w ) (\$0 (\$0)

5rl \$60, 60, 16

#### 2. [4 marks]

As the number  $-0.3_{10}$  cannot be represented precisely in binary, it also cannot be represented precisely in the IEEE 754 standard single precision floating point format. However, we can <u>approximate</u> the value by <u>truncating the bits</u> to the nearest representation.

Write the approximation of **-0.3**<sub>10</sub> in IEEE 754 standard single precision floating point format. Give your answer in hexadecimal. \[ \int 0 \left\ \frac{100}{100} \left\ \frac{100}

Page 2 of 1

10111101 00110011001100110011001 0x8023333 0x8099999

(25

### 3. [14 marks]

You are given the implementation of MIPS processor on the next page with partially incorrect modification to include the Jump instruction (j). Note that for the added multiplexer (the one with control signal IsJump?), if IsJump? is 0, the top input is chosen; otherwise the bottom input is chosen.

- (a) Describe what is wrong with the implementation in one sentence. [2 marks]

  NOS NOT take this attack most significant bits of PC:
- (b) Consider an instruction **0x0800C840** at address **0x2100FFFC**. What is the next value of PC when the instruction is executed using the incorrect processor above?

P(= 0000 000 0000 72 100 (800 0100 0000 [3 marks]

(c) Since we are using the intermediate signal ALUop, we specify that the ALUop for j instruction is 11. The rest of the ALUop does not change. Fill in the missing values in the control signal table in the answer booklet.


(d) Modify the combinational circuit given in the answer booklet to include ALUop1, ALUopo Juny I and IsJump? control signals.

(d) Modify the combinational circuit given in the answer booklet to include ALUop1, ALUopo Juny I and IsJump? control signals.


[4 marks]

(e) Given that there is no change to the ALU Control unit shown below for your convenience, what will be the value of ALUcontrol when the instruction 0x08000031 is executed?

Give your answer in 4 bits binary.




Page 3 of 18



5. [22 marks]

For the parts below, you are to assume that complemented literals are not available. Note also that circuit that is correct but uses more logic gates than necessary will be given partial credit.

(a) The 8-bit count-1 device, whose block diagram is shown below, takes in an 8-bit input ABCDEFGH and outputs  $F_3F_2F_1F_0$  which is the number of 1s in the input. For example, if ABCDEFGH = 11101101, then  $F_3F_2F_1F_0 = 0110$  (six).



How would you implement an 8-bit count-0 device to count the number of 0s in the input using the above 8-bit count-1 device and XOR gates? No other gates or devices besides the count-1 device and XOR gates are allowed.

(b) Assuming that the 8-bit input ABCDEFGH is an unsigned binary number. Let P(A,B,C,D,E,F,G,H) be a Boolean function that returns 1 if ABCDEFGH contains an odd number of 1s and ABCDEFGH is an even number, or returns 0 otherwise. For example, the function P returns 1 for the following inputs: 01110000, 10111010, 00010000, but returns 0 for the following inputs: 00111001, 10100001, 11110000.

Implement P using the Count-1 device as shown in part (a) above, with the fewest number of additional logic gates.

00000 1001 100010 × 000100

Court

(c) Assuming that the 8-bit input ABCDEFGH is an unsigned binary number. Let Q(A,B,C,D,E,F,G,H) be a Boolean function that returns 1 if ABCDEFGH is a multiple of 17 (eg: 0, 17, 34, 51, etc.), or returns 0 otherwise. 10001000

Given a parallel adder, a magnitude comparator, a decoder, an encoder, and a demultiplexer, implement Q using only ONE of these devices, without any additional logic gates. Your device should be the smallest possible (for example, if an 8-bit parallel adder is sufficient, you should not use a 16-bit parallel adder). [4 marks]

09990907 0391 0001 00100010 01000100 10001000




Page 4 of 18

- 5. (continue...)
- (d) Implement the following four-variable function *R*(*A*,*B*,*C*,*D*) using a single **4:1 multiplexer** without any additional logic gates. [6 marks]

$$R(A,B,C,D) = \sum m(0, 2, 3, 4, 6, 7, 12, 14)$$

- (e) Study the following circuit which uses a half adder (HA), a 244 decoder with 1-enable and active high outputs, three 4:1 multiplexers and three devices each with a 1-enable control (EN):
  - A (x2)-device: it takes in two inputs P and Q and produces 3-bit output with value (P+Q)x2.
  - A (+2)-device: it takes in two inputs P and Q and produces 3-bit output with value P+Q+2.
  - A (+3)-device: it takes in two inputs P and Q and produces 3-bit output with value P+Q+3.

For the three devices above, if a device is not enabled, its outputs are all zeroes.



Redesign the above circuit so that it can be implemented using the fewest logic gates. Write your expressions for *X*, *Y* and *Z*. You do not need to draw your circuit. [6 marks]

Page 7 of 18

# 6. [18 marks]


CS2100

Given three integer arrays A, B, C, where arrays B and C each contains n elements and array A contains 2n elements, a MIPS code is written to update the elements in A with the elements in B and C as follows:

$$A[k] = A[k] + B[k/2]$$
 if k is even  
 $A[k] = A[k] + C[(k-1)/2]$  if k is odd

For example, suppose  $A = \{1, 2, 3, 4, ...\}$ ,  $B = \{101, 102, ...\}$  and  $C = \{201, 202, ...\}$ , then the final values in A are  $\{102, 203, 105, 206, ...\}$ .

The MIPS code fragment is shown below.



Formarding LW

add

CDEMW

For parts (a), (b), (c): Given a two-way set associative data cache with 64 words in total, and each block containing 4 words with each word being 4 bytes long. LRU (least recently used) algorithm is used for replacement. Each integer occupies one word.

Assuming that the integer arrays B and C each contains 210 elements. Arrays A, B and C are stored starting at memory addresses 0x00000080, 0x00100000 and 0x00108040 respectively.

sef 4 The data cache is involved when memory is accessed (that is, when Iw and sw instructions are executed).

a. How many bits are there in the set index fjeld? In the byte offset field?

b. Which set is A[0] mapped to? Which set is B[60] mapped to? Which set is C[1032] mapped to? You may write your answer in decimal or binary. A(0): 0, [3 marks] BZ60] at 0x00,000 FO B(60): T

E17277 at 0x 00109060 c. What is the cache hit rate for array A? For array B? For array C? Write your answer as [6 marks]

For parts (e), (f), (g): Given a direct-mapped instruction cache with 16 words in total and each block contains 4 instructions (words). The first instruction (add \$t0, \$s0, \$0) is at memory address 0x00FFFF18. Recall that the integer arrays B and C each contains 

e. How many misses are there in the 2<sup>nd</sup> iteration (Inst6 to Inst20 inclusive) The marks and Indian marks a

Inditor.

f. How many misses are there in the execution of the whole code?

0000 0000 1000 1100

5/2"-1)+6-+05-512 2052

n= 2" Looprum for 210 # iterations. 2 misses each loop except 1st itaarion. 2052 + 1 Aor jumped ?

Page 9 of 18

7. [14 marks]

Refer to the same MIPS code in the previous question:

```
# $s0 = base address of array A
                        # $s1 = base address of array B
                              = base address of array C
                              = n, the number of elements in array B
                             $t0, $s0, $0
                                                # Inst1, Address: 0x00FFFF18
                             $t1, $s1, $0
                                                # Inst2
                             $t2, $s2, $0
                                                # Inst3
                                                # Inst4: $t3 = 2n
                            $t3, $s3, $s3
                                                # Inst5: $t4 = k (loop variable)
                        add
                            $t4, $0,
                 RAW
                                                # Inst6: k < 2n? F D E M N
                 Loop; slt
                            $t5, $t4, $t3
Eury branchas IO;
                       beq
                             $t5, $0,
                                                # Inst7
                             $t6, 0($t0)
                                                            IN Stb, Digtor
                                                # Inst8
                             $t7, 0($t1) +1
                                                # Inst9
                                                            W $67,0(8t1)
                             $t6, $t6, $t7
                                                # Inst10
                                                            IN 49814 (sto)
                             $t6, 0($t0)
                                                # Inst11
                                                             W $t9,0($t2)
                                                # Inst12
                                                             ald $16,886A67 -
                            $t9, 0($t2)
$t8, $t8, $t9
                                                # Inst13
                                                             Sw 166,0($60)
                                                # Inst14
                   RAW USW
                             $t8, 4($t0)
                                                # Inst15
                        addi $t0, $t0, 8
                                                # Inst16
                                                           FDEMW
                        addi $t1, $t1, 4
                                                # Inst17
                        addi $t2, $t2, 4
                                                # Inst18
                        addi $t4, $t4, 2
                                                # Inst19
                             Loop
                                                # Inst20
                  End:
```

We assume a 5-stage MIPS pipeline system, and the first instruction (add \$t0, \$s0, \$0) begins at cycle 1.

a. The jump (j) instruction causes a control hazard. What is the minimum number of stall cycles that a jump instruction would incur and how can that be achieved? [2 marks] I cycle. Early branch decision at ID Strate.

b. Assuming without forwarding and branch decision is made at MEM stage (stage 4) No branch prediction is made and no delayed branching is used. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? 1 2 3 Youneed to count until the last stage of instruction 19. 5+18[w 4+14+1+1+1+1+2+1+2+1+2+1+2+1+2+1+4+

c. Assuming with forwarding and early branching, that is, the branch decision is made at ID stage (stage 2). No branch prediction is made and no delayed branching is used How many cycles does the code from instructions 1 through 19 (leaving out the jump

instruction) take? You need to count until the last stage of instruction 19. [3 marks] stt beg nw A due to beg needing rests. Value at In stage

d. Assuming with forwarding and early branching, that is, the branch decision is made at ID stage (stage 2). Branch prediction is used, where the branch is predicted not taken. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19.

[3 marks]

e. Assuming with forwarding, how would you rearrange the instructions to reduce the number of stall cycles, and how many stall cycles is reduced as a result of this? You do not need to rewrite the full code. Just describe the changes or show the portion that is changed. Your changes should be as minimal as possible. [3 marks]

Suppliant 12, 11 and 13.
Reduce Zordes

~~~ END OF PAPER ~~~

(The next few pages contain the MIPS Reference Data sheet, blank truth tables, K-maps and pipeline charts.)

CS2100

## (This page is for your rough work.)

| Cycle      | 1  | 2  | 3   | 4  | 5  | 6  | 7 | 8 | 9  | 1 0 | 1 1       | 1 2 |   | 1 4 |   | 1 6 | 1 7 | 1 8 | 1 9 | 2 | 2 | 2 2 | 2 3  | 2 4 | 2 5 | 2 6 | 2 7 | 2 8 | 2 9 | 3 |
|------------|----|----|-----|----|----|----|---|---|----|-----|-----------|-----|---|-----|---|-----|-----|-----|-----|---|---|-----|------|-----|-----|-----|-----|-----|-----|---|
| I1<br>add  | IF | 10 | EX  | ME | MB |    |   |   |    |     |           |     |   |     |   |     |     |     |     |   |   |     |      | M.  |     |     |     |     |     |   |
| 12<br>add  | 1  | 24 | 200 | GY | me | NB |   |   |    |     |           |     |   |     |   |     |     |     |     |   |   |     |      |     |     |     |     |     |     |   |
| 13<br>add  |    |    | 1   | 2  | 3  | 4  | 5 |   |    |     |           |     |   |     |   | A   |     |     |     |   |   |     |      |     |     |     |     |     |     |   |
| 14<br>add  |    |    |     | 1  | 2  | }  | ų | 5 | b  |     |           | M.  |   |     |   |     |     |     |     |   |   |     | 1800 |     |     |     |     |     |     |   |
| 15<br>add  |    |    |     |    | (  | 2  | 7 | 4 | 5  |     |           |     |   |     |   |     |     |     |     |   |   |     |      | L/G |     |     |     |     |     |   |
| 16<br>slt  |    |    |     |    |    | 1  | 2 | 3 | عا | 5   |           |     |   |     |   |     |     |     |     |   |   |     |      |     |     |     |     | No. |     |   |
| 17<br>beq  | -  |    |     |    |    |    | 1 | 2 | 3  | 4   | 5         | (-  | - | 1   |   |     |     |     |     |   |   |     |      |     |     |     |     |     |     |   |
| 18<br>lw   | 3  | N. |     |    |    |    |   |   | 1  | 1   | 3         | 4   | 5 |     |   |     |     |     |     |   |   |     |      |     |     |     |     |     | 100 |   |
| 19<br>lw   |    |    |     |    |    |    |   |   |    | 1   | 2         | 3,  | 4 | 5   |   |     |     |     |     |   |   |     |      |     |     |     |     |     |     |   |
| I10<br>add |    |    |     |    |    |    |   | 8 |    |     | 1         | 2   |   | 3   | 4 | (   |     |     |     |   |   |     |      |     |     |     |     |     |     |   |
| III<br>sw  |    |    |     |    |    |    |   |   |    |     | The Marie | 1   |   | 2   | 3 | 4   | 5   |     |     |   |   |     |      |     |     |     |     |     |     |   |

| Cycle       |  |  |   |   |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   | 1 |  |     |
|-------------|--|--|---|---|---|---|---|---|----|---|---|---|---|---|---|---|---|---|---|---|--|-----|
| I12<br>lw   |  |  |   |   | R |   |   | 1 | 2  | 3 | 4 | 5 |   |   |   |   |   |   |   |   |  |     |
| I13<br>lw   |  |  | T |   |   | 1 | 1 |   | 1  | 2 | 3 | 4 | 5 |   | H |   |   |   | I |   |  |     |
| l14<br>add  |  |  |   | 7 |   |   |   |   | 10 | 1 | 2 |   | 3 | 4 | 5 |   |   |   |   |   |  |     |
| I15<br>sw   |  |  |   |   |   |   |   |   |    |   | 1 |   | 2 | 3 | 4 | 5 |   |   |   |   |  |     |
| I16<br>addi |  |  |   |   |   |   |   |   |    |   |   |   | 1 | 2 | 3 | 4 | 5 |   |   |   |  |     |
| 117<br>addi |  |  |   |   |   |   |   |   |    |   |   |   |   | 1 | 2 | 3 | 4 | 5 |   |   |  | 100 |
| I18<br>addi |  |  |   |   |   |   |   |   |    |   |   |   |   |   | 1 | 2 | 3 | 4 | 5 |   |  |     |
| 119<br>addi |  |  |   |   |   |   |   |   |    |   |   |   |   |   |   | ( | 2 | 3 | 4 | 5 |  |     |