

CS2100

Tutorial #10


Pipelining

# QUESTION 1

## Q1(a) RegDst

	RegDst	ALUSrc	MemtoReg	MemWrite	ALUop	
					op1	op0
R-type ( $0_{16}$ )	1	0	0	0	1	0
lw ( $23_{16}$ )	0	1	1	0	0	0
sw ( $2b_{16}$ )	X	1	X	1	0	0
beq ( $4_{16}$ )	X	0	X	0	0	1


Opcode for R-type =  $0x0 = 0b0000000$



	RegDst	ALUSrc	MemtoReg	MemWrite	ALUop	
					op1	op0
R-type ( $0_{16}$ )	1	0	0	0	1	0
lw ( $23_{16}$ )	0	1	1	0	0	0
sw ( $2b_{16}$ )	X	1	X	1	0	0
beq ( $4_{16}$ )	X	0	X	0	0	1

## Q1(b) MemtoReg


Opcode for lw =  $0x23 = 0b100011$



## Q1(c) MemWrite

	RegDst	ALUSrc	MemtoReg	MemWrite	ALUop	
					op1	op0
R-type ( $0_{16}$ )	1	0	0	0	1	0
lw ( $23_{16}$ )	0	1	1	0	0	0
sw ( $2b_{16}$ )	X	1	X	1	0	0
beq ( $4_{16}$ )	X	0	X	0	0	1



Opcode for sw =  $0x2B = 0b101011$



## Q1(d) ALUOp

	RegDst	ALUSrc	MemtoReg	MemWrite	ALUOp	
					op1	op0
R-type ( $0_{16}$ )	1	0	0	0	1	0
lw ( $23_{16}$ )	0	1	1	0	0	0
sw ( $2b_{16}$ )	X	1	X	1	0	0
beq ( $4_{16}$ )	X	0	X	0	0	1

ALUOp1 = 0 for lw/sw ( $0x23/0x2B$ ), 1 for beq ( $0x4$ ) and 2 for R-type ( $0x0$ ).



## Q1(e) ALUControl

ALUControl takes in 8 input bits and produces 4 output bits. The following table summarizes the function.

Instruction	ALUOp	Funct field	ALU Operation	ALUControl
LW	00	XXXXXX	Add	0010
SW	00	XXXXXX	Add	0010
BEQ	01	XXXXXX	Subtract	0110
ADD	10	100000	Add	0010
SUB	10	100010	Subtract	0110
AND	10	100100	AND	0000
OR	10	100101	OR	0001
SLT	10	101010	Set on less than	0111
NOR	10	100111	NOR	1100

Let's start by naming the ALUOp bits as 'ALUOp1' and 'ALUOp0' as before, the funct bits as  $F_5F_4F_3F_2F_1F_0$ , and the ALUControl bits as  $A_3A_2A_1A_0$ .


# Q1(e) ALUControl

A0:


$$A_0 = ALUOp_1 \cdot ((F_0 \oplus F_1) \cdot (F_2 \oplus F_3))$$

Instruction	ALUOp	Funct field	ALU Operation	ALUControl
LW	00	XXXXXX	Add	0010
SW	00	XXXXXX	Add	0010
BEQ	01	XXXXXX	Subtract	0110
ADD	10	100000	Add	0010
SUB	10	100010	Subtract	0110
AND	10	100100	AND	0000
OR	10	100101	OR	0001
SLT	10	101010	Set on less than	0111
NOR	10	100111	NOR	1100


A2:



A1:




A3:






# DATAPATH


# The Single cycle Datapath




# Pipelined Datapath



# QUESTION 2




`sub $1, $2, $3`



lw \$6, 4(\$7)


sub \$1, \$2, \$3



`beq $4, $5, L2`

`lw $6, 4($7)`

`sub $1, $2, $3`





`beq $4, $5, L2`

`lw $6, 4($7)`


`sub $1, $2, $3`









`beq $4, $5, L2`





# QUESTION 3




`add $1, $2, $3`















# QUESTION 4





add \$1, \$2, \$3


















# QUESTION 5

If not taken




If taken



There is no cycle difference between taken and not taken coz the 2 cycle delay for `lw-beq` dependency (with the `beq` being resolved in ID stage) gave enough time for the PC to be changed to the target.

Target execution starts at CC7 later with a new PC.



**FIGURE 4.60** Pipelined control overview, showing the two multiplexers for forwarding, the hazard detection unit, and the forwarding unit. Although the ID and EX stages have been simplified—the sign-extended immediate and branch logic are missing