(SZ100

1. [10 marks]

(a) Write the output of the following C program.

[4 marks]

```
#include <stdio.h>
                          St= [ 12 [A18],
32 [C10] 7
typedef struct (
    int val:
    char ch[2];
} rec t;
void process1(rec t *);
void process2 (rec t);
int main (void) {
    rec t st[2] = {{11,{'A','B'}}, {22,{'C','D'}}};
    process1(&st[1]);
    process2(st[0]);
    printf("%d %c\n", st[0].val, st[0].ch[0]);
    printf("%d %c\n", st[1].val, st[1].ch[1]);
    return 0:
void process1(rec t *para) {
   para->val = 33;
   para->ch[0] += ('a' - 'A') + 1;
   para->ch[1] += ('a' - 'A') + 2;
void process2 (rec t para) {
   para.val = 44;
   para.ch[0] += ('a' - 'A') + 3;
   para.ch[1] += ('a' - 'A') + 4;
```

(b) Given the following hexadecimal representation in IEEE 754 single-precision floating-point number system:

42F64000

0100 6010, 1/111 0110 0100 0000 0000 0000

What is the decimal value it represents?


1.MMM1001 x 26

[3 marks]

123.125

1. (continue...)


(c) Given the logic circuit below:



(ii) What is the circuit propagation delay if the propagation delay of a NAND gate with fan-in of n is nt? フャントンドス ニタチー [1 mark]

2. [15 marks]

A sequential circuit goes through the following states, whose state values are shown in decimal:



The states are represented by 4-bit values ABCD. Implement the sequential circuit using a D flip-flop for A, a D flip-flop for B, a T flip-flop for C, and a JK flip-flop for D.

a. Write out the simplified SOP expressions for all the flip-flop inputs. [10 marks]

Implement your circuit according to your simplified SOP expressions obtained in part

 (a). Complete the given state diagram on the Answer Booklet, by indicating the next state for each of the five unused states.
 [5 marks]

Refer to other sheet.


3. [20 marks]

(a) Given the following circuit, what is F?

[4 marks]

FO

1001



Given $G(A,B,C,D) = \Pi M(1, 2, 6, 8, 9, 11, 13)$, implement G using a single 8:1 multiplexer without any additional logic gates. Complemented literals are not available. [4 marks]

(c) Given $H(A,B,C,D) = \Sigma m(12, 13)$, implement H using a single 2×4 active high output decoder with 1-enable, without any additional logic gates. Complemented literals are not available. [4 marks]

(d) The BCD code (also known as 8421 code) values for the ten decimal digits are given below: b(Bil)


ToxA	0000	0010 4 00	aloo ecco	010 00a	1000 6000					
Digit:	0	1	2	3	4	5	6	7	8	9
Code:	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001
5XIA	0000	010		- 900 i da						0100

For example, the decimal value 396 is represented in BCD code as 0011 1001 0110.

Given two decimal digits A and B, represented by their BCD codes A₃A₂A₁A₀ and B₃B₂B₁B₀ respectively, implement a circuit without using any logic gates to calculate the BCD code of the 3-digit output of $(51\times A) + (20\times (B\%2))$, where % is the modulo operator. Name the outputs F11F10F9F8 F7F6F5F4 F3F2F1F0. You are free to use the logical constants 0 and 1.

For example, if A=2 (or 0010 in BCD) and B=7 (or 0111 in BCD), then $(51\times A) + (20\times (B\%2))$ = 122 or 0001 0010 0010 in BCD. Hence, the circuit is to produce the output 0001 0010 0010 for the inputs 0010 and 0111.

(Hint: To help you, you may fill in the table on the Answer Booklet that computes 5×A. This table is worth 2 marks.)



ACO ACD

> 8000 IP har comput,

Il error, load value

\$ th. Intended effect: 361-7 mr. 123

Error deat: 8ff > 840 15= 01000

[12 marks] 010 001 | i format rest r format 2 -2 |
Suppose MIPS instructions in R-format must use the following five opcodes (in decimal): 0, 1, 16, 17 and 32, what is the maximum total number of instructions that can be

26-5+5(26)= [2 marks] (b) Suppose due to a hardware defect in the datapath circuit, a stuck-at-0 fault occurs at bit dddi \$10,50,64.

6 of every MIPS instruction. This means that bit 6 of a MIPS instruction is always 0 regardless of what the instruction is originally. Devise a simple test using a MIPS instruction to discover this error. Explain your test. Keep your explanation clear and leg of the short, in no more than 2 sentences. [3 marks] at correct lacking

(c) The diagram on the right shows a portion of the datapth.

supported in MIPS?

Inst [31:26] Suppose the stuck-at-0 fault occurs at the ALUSrc control signal. Assuming that \$t0 and \$t1 contains 12 and 34 respectively, and we are to use the instruction lw \$11,0(\$t0) to discover the error. Describe what other preparation work needs to be done. You may assume MUZ+67 Me that we can write data into any location in the memory. [3 marks]

Sign Extend ALU Control Checket Ito (d) The table below shows the ALUcontrol signal of the datapath we discussed in class.

or 5 (wrong)

Instruction Funct ALUop ALU Opcode **ALU** action operation field control lw 00 load word XXXXXX add 0010 00 store word XXXXXX add 0010 beq 01 branch equal XXXXXX subtract 0110 R-type 10 add 100000 add 0010 R-type 10 subtract 100010 subtract 0110 R-type 10 AND 100100 AND 0000 R-type 10 OR 100101 OR 0001 R-type 10 set on less than 101010 set on less than 0111

You want to add the bne instruction into the datapath, which already includes the required hardware for the instruction. Write out the ALUop for bne and how you can determine whether the bne results in the branch to be taken.

Allop = 10.

bue results in branch taken of 1520000.

Page 5 of 14

AUDDY = 01 same of leg. Branch taken = 1 Alled pd And Audop | And 1 is 200

Page 4 of 14

A law

3 1011

C 1100

+1111

5. [15 marks]

Study the MIPS program below. A and B are integer arrays whose base addresses are in \$s0 and \$s1 respectively. The arrays are of the same size n (number of elements). \$s2 contains the value n. The address of the first beq instruction is 0x0040003c.

```
# Q5.asm
.data
.text
main: la
                       # $s0 is the base address of array A
           $s0, A
      la
           $s1, B
                       # $s1 is the base address of array B
           $t0, n
                       # $t0 is the addr of n (size of array)
                      # $s2 is the content of n
   30 beg $s2, $zero, End
                              # Address: 0x0040003c
                                          0 000 0000 0100 0000 0000 0000 000
   40 addi $t8, $s2, -1
    44 511
           $t8, $t8, 2
          $t0, $50, $t8 30 > A(U)
Loop & add
           $t1, $s1, $t8 $$ 700
    "(add
           $t2, 0($t0)
    SOLW
           $t3, 0($t1)
    541w
    andi $t4, $t3, 3
                            耳 Oll AND BUT = 3, branch も日
知りに了左十二日の
    Sladdi $t4, $t4, -3
    60 beg $t4, $zero, A1
    64add $t2, $t2, $t3
    tx3
           A2
                               A[i] te+=1
A1: 6c addi $t2, $t2, 1
A2: 70 sw
           $t2, 0($t0)
      addi $t8, $t8, -8
      slt $t7, $t8, $zero
      beg $t7, $zero, Loop
End: li
           $v0, 10
                              # system call code for exit
      syscall
```

- a. Fill in the missing instruction (the fourth line in the program text) to store the value of n into \$52. Do not use any pseudo-instruction. [1 mark]
- b. Fill in the values of array A after the execution of the code. [4 marks]
- c. Write an equivalent C code that does the same work. Use variables A and B for the arrays, and n for the size of the array. You do not need to declare A, B and n. [4 marks]

6. [14 marks]

A(i)=A(i)+B(i)

3 milex (>0);

Refer to the same MIPS code in the previous question, except that now we focus only on a section of the code which is reproduced below:

```
$s2, $zero, End
                               # Instl
       addi $t8, $s2, -1
                               # Inst2
            $t8, $t8, 2
                               # Inst3
            $t0, $s0, $t8
                               # Inst4
Loop: add
            $t1, $s1, $t8
                               # Inst5
                               # Inst6
            $t2, 0($t0)
                               # Inst7
            $t3, 0($t1)
      Wandi $t4, $t3, 3
                               # Inst8
                               # Inst9
       addi $t4, $t4, -3
AW 4 beq $t4, $zero, A1
                               # Inst10
                               # Inst11
            $t2, $t2, $t3
            A2
                               # Inst12
       addi $t2, $t2, 1
                               # Inst13
            $t2, 0($t0)
                               # Inst14
       addi $t8, $t8, -8
                               # Inst15
       slt $t7, $t8, $zero
                               # Inst16
     beg $t7, $zero, Loop
 End:
```

IF ID EX MEM WB

Assuming a 5-stage MIPS pipeline system with forwarding and early branching, that is, the branch decision is made at the ID stage. No branch prediction is made and no delayed branching is used. For the jump (j) instruction, the computation of the target address to jump to is done at the ID stage as well.

Assume also that the first beq instruction begins at cycle 1.

- a. Suppose arrays A and B now each contains 200 positive integers. What is the minimum number and maximum number of instructions executed? (Consider only the above code segment from Inst1 to Inst17.) (3×20+2 = [2 marks] with 12×100+2 = 1203
- b. List out the instructions where some stall cycle(s) are inserted in executing that instruction in the pipeline. These include delay caused by data dependency and control hazard. You may write the instruction number InstX instead of writing out the instruction in full.

 Inst | In
- c. How many cycles does one iteration of the loop (from Inst1 to Inst17) take if the beq instruction at Inst10 branches to A1? You have to count until the WB stage of Inst17.

22 cycles. Ly [3 marks]

d. How many cycles does one iteration of the loop (from Inst1 to Inst17) take if the beg instruction at Inst10 does not branch to A1? You have to count until the WB stage of Inst17.

[3 marks]

Page 7 of 14

IF TO EX MEM US

(This page is for your rough work.)

7. [14 marks] Refer to the same MIPS code in the previous two questions: # Inst1, Address: 0x0040003c \$s2, \$zero, End addi \$t8, \$s2, -1 # Inst2 40 sll \$t8, \$t8, 2 # Inst3 44

48-Loop: add \$t0, \$s0, \$t8 # Inst4 01001000 \$t1, \$s1, \$t8 # Inst5 40 0101 0000 \$t2, 0(\$t0) # Inst6 \$t3, 0(\$t1) 54 # Inst7 andi \$t4, \$t3, 3 58 # Inst8 addi \$t4, \$t4, -3 # Inst9 1074× \$t4, \$zero, Al # Inst10 \$t2, \$t2, \$t3 # Instl1 A2 # Inst12 0110 1100 A1: addi \$t2, \$t2, 1 # Inst13. \$t2, 0(\$t0) # Inst14 10 addi \$t8, \$t8, -8 # Inst15 7870 slt \$t7, \$t8, \$zero # Inst16 beg \$t7, \$zero, Loop # Inst17 End:

3KKOO

offet = 3hit

10081100

Assuming that arrays A and B now each contains 1024 positive integers. Given a directmapped data cache with 128 words in total, each block containing 4 words with each 0×10001000 word being 4 bytes long, arrays A and B are stored starting at memory addresses AC1023] 0x10001000 and 0x1003F100 respectively.

The data cache is involved when memory is accessed (that is, when Iw and sw instructions are executed).

a. How many bits are there in the index field? In the byte offset field? [2 marks]

b. Which index is A[1023] mapped to? Which index is B[1023] mapped to? [4 marks] 1044 FOO H (100 = 28 31

c. How many memory accesses in total are made for array A? For array B?

d. What is the cache hit rate for array A? For array B?

204 27 57, 507, 256 mill


e. Given a direct-mapped instruction cache with 16 words in total, each block of

containing 2 instructions (words), and the first beg instruction is at memory address 0x0040003c. How many cache hits and misses are there in total during the execution of the code, assuming that the beq instruction at Inst10 always branches to A1? You may consider only the instructions in the given code segment, that is, Inst1 through [4 marks]

cold miss hit 1023 (11)

--- END OF PAPER ---- II.

213 115 117



Page 13 of 14

=6147.

ACOT

m m m m 100

BTOT

0x1003 =100

B[1023]

ODEC

01111 1100

6147-9= 6138 into