

1. [12 marks]

Study the following MIPS code, which has one input **\$s0** and two outputs **\$t0** and **\$t1**.

```

addi $t0, $zero, 32 100000 t0 = 32
addi $t1, $zero, 32 100000 t1 = 32
L: beq $s0, $zero, N
    andi $t2, $s0, 0x0001
    beq $t2, $zero, E
    addi $t1, $t1, -1
E: addi $t0, $t0, -1
    srl $s0, $s0, 1
    j L
N:

```

while (s0 != 0) {
 t2 = s0 & 1
 if (s0 & 1 == 1) {
 t1--;
 }
 t0--;
 s0 /= 2;

- (a) What are the values of **\$t0** and **\$t1** at the end of the execution if the value of **\$s0** at the start is 32? 100 000 $\$t0 = 30$ $\$t1 = 31$ [2 marks]
- (b) If the value of **\$s0** is 43 at the start of execution, what is the total number of times both **beq** instructions branch? That is, when both "**beq \$s0, \$zero, N**" branches to **N** and "**beq \$t2, \$zero, E**" branches to **E**. 2 [2 marks]
- (c) Give a value of **\$s0** at the start such that the values of **\$t0** and **\$t1** at the end of the execution are both 0. 0x00000000 0x00000000 [2 marks]
- (d) What is the encoding of the only **R-format** instruction above in **hexadecimal**? [2 marks]
00000000 00000000 00000000 00000000 00000000 00000000 0x00000000
- (e) Write the relationship between **\$t0** and **\$s0** as well as between **\$t1** and **\$s0** in a single sentence each. **\$t0** represents number of bits out of 32 bit number [2 marks]
not utilized by \$s0. **\$t1** represents total number of 0 bits, i.e. 32 bit number **\$s0**.
- (f) Our current MIPS instruction set does not have **load half-word** since **lhw** is a pseudo-instruction. **lhw** loads 16 bits from memory to the lower half of the register and sets the upper half of the register to all zeros. The pseudo-instruction **lhw \$t0, 80(\$zero)** will be translated into actual MIPS instructions before being run. Write down the equivalent actual instructions to perform **load half-word** in the fewest number of MIPS instructions possible. **lui \$t0, 0** [2 marks]
lhu \$t0, 80(\$zero)
2. [4 marks]

2. [4 marks]

As the number -0.3_{10} cannot be represented precisely in binary, it also cannot be represented precisely in the IEEE 754 standard single precision floating point format. However, we can approximate the value by truncating the bits to the nearest representation.

Write the approximation of -0.3_{10} in IEEE 754 standard single precision floating point format. Give your answer in hexadecimal. 010011001100100 , [4 marks]

Page 2 of 18

10111101 | 001100110011001100110011
~~or B D z z z z~~
E 3 3 3 3
Dx BD 9 9 9 9 9 9

3. [14 marks]

You are given the implementation of MIPS processor on the next page with partially incorrect modification to include the Jump instruction (j). Note that for the added multiplexer (the one with control signal IsJump?), if IsJump? is 0, the top input is chosen; otherwise the bottom input is chosen.

- (a) Describe what is wrong with the implementation in one sentence. [2 marks]

Does not take into account ^{of} most significant bits of PC.

- (b) Consider an instruction **0x0800C840** at address **0x2100FFFC**. What is the next value of PC when the instruction is executed using the incorrect processor above?

0500 1000 0000 0000 1100 0000 0100 0000 [3 marks]

PC = ~~0000~~ 0x00032100

- (c) Since we are using the intermediate signal **ALUop**, we specify that the **ALUop** for **j** instruction is **11**. The rest of the **ALUop** does not change. Fill in the missing values in the control signal table in the answer booklet. [3 marks]

control signal table in the answer booklet.


Control Signal	Register File	ALU	Branch	Write Back
ALUOp1	Read1	ALUSrc	memRead	memWrite
ALUOp2	Read2	ALUSrc	memRead	memWrite
ALUOp3	Read3	ALUSrc	memRead	memWrite
ALUOp4	Read4	ALUSrc	memRead	memWrite
ALUOp5	Read5	ALUSrc	memRead	memWrite
ALUOp6	Read6	ALUSrc	memRead	memWrite
ALUOp7	Read7	ALUSrc	memRead	memWrite
ALUOp8	Read8	ALUSrc	memRead	memWrite
ALUOp9	Read9	ALUSrc	memRead	memWrite
ALUOp10	Read10	ALUSrc	memRead	memWrite
ALUOp11	Read11	ALUSrc	memRead	memWrite
ALUOp12	Read12	ALUSrc	memRead	memWrite
ALUOp13	Read13	ALUSrc	memRead	memWrite
ALUOp14	Read14	ALUSrc	memRead	memWrite
ALUOp15	Read15	ALUSrc	memRead	memWrite
ALUOp16	Read16	ALUSrc	memRead	memWrite
ALUOp17	Read17	ALUSrc	memRead	memWrite
ALUOp18	Read18	ALUSrc	memRead	memWrite
ALUOp19	Read19	ALUSrc	memRead	memWrite
ALUOp20	Read20	ALUSrc	memRead	memWrite
ALUOp21	Read21	ALUSrc	memRead	memWrite
ALUOp22	Read22	ALUSrc	memRead	memWrite
ALUOp23	Read23	ALUSrc	memRead	memWrite
ALUOp24	Read24	ALUSrc	memRead	memWrite
ALUOp25	Read25	ALUSrc	memRead	memWrite
ALUOp26	Read26	ALUSrc	memRead	memWrite
ALUOp27	Read27	ALUSrc	memRead	memWrite
ALUOp28	Read28	ALUSrc	memRead	memWrite
ALUOp29	Read29	ALUSrc	memRead	memWrite
ALUOp30	Read30	ALUSrc	memRead	memWrite
ALUOp31	Read31	ALUSrc	memRead	memWrite


Modify the combinational circuit given in the answer booklet to include ALUOp1, ALUOp2 and IsJump? control signals.

Control Signal	Register File	ALU	Branch	Write Back
ALUOp1	Read1	ALUSrc	memRead	memWrite
ALUOp2	Read2	ALUSrc	memRead	memWrite
ALUOp3	Read3	ALUSrc	memRead	memWrite
ALUOp4	Read4	ALUSrc	memRead	memWrite
ALUOp5	Read5	ALUSrc	memRead	memWrite
ALUOp6	Read6	ALUSrc	memRead	memWrite
ALUOp7	Read7	ALUSrc	memRead	memWrite
ALUOp8	Read8	ALUSrc	memRead	memWrite
ALUOp9	Read9	ALUSrc	memRead	memWrite
ALUOp10	Read10	ALUSrc	memRead	memWrite
ALUOp11	Read11	ALUSrc	memRead	memWrite
ALUOp12	Read12	ALUSrc	memRead	memWrite
ALUOp13	Read13	ALUSrc	memRead	memWrite
ALUOp14	Read14	ALUSrc	memRead	memWrite
ALUOp15	Read15	ALUSrc	memRead	memWrite
ALUOp16	Read16	ALUSrc	memRead	memWrite
ALUOp17	Read17	ALUSrc	memRead	memWrite
ALUOp18	Read18	ALUSrc	memRead	memWrite
ALUOp19	Read19	ALUSrc	memRead	memWrite
ALUOp20	Read20	ALUSrc	memRead	memWrite
ALUOp21	Read21	ALUSrc	memRead	memWrite
ALUOp22	Read22	ALUSrc	memRead	memWrite
ALUOp23	Read23	ALUSrc	memRead	memWrite
ALUOp24	Read24	ALUSrc	memRead	memWrite
ALUOp25	Read25	ALUSrc	memRead	memWrite
ALUOp26	Read26	ALUSrc	memRead	memWrite
ALUOp27	Read27	ALUSrc	memRead	memWrite
ALUOp28	Read28	ALUSrc	memRead	memWrite
ALUOp29	Read29	ALUSrc	memRead	memWrite
ALUOp30	Read30	ALUSrc	memRead	memWrite
ALUOp31	Read31	ALUSrc	memRead	memWrite

- (d) Modify the combinational circuit given in the answer booklet to include **ALUop1**, **ALUop0** and **IsJump?** control signals. [4 marks]

- (e) Given that there is no change to the ALU Control unit shown below for your convenience, what will be the value of **ALUcontrol** when the instruction **0x08000031** is executed? Give your answer in 4 bits binary. 001000 [2 marks]






5. [22 marks]

For the parts below, you are to assume that complemented literals are not available. Note also that circuit that is correct but uses more logic gates than necessary will be given partial credit.

- (a) The **8-bit count-1** device, whose block diagram is shown below, takes in an 8-bit input $ABCDEFGH$ and outputs $F_3F_2F_1F_0$ which is the number of 1s in the input. For example, if $ABCDEFGH = 11101101$, then $F_3F_2F_1F_0 = 0110$ (six).




How would you implement an **8-bit count-0** device to count the number of 0s in the input using the above 8-bit count-1 device and XOR gates? No other gates or devices besides the count-1 device and XOR gates are allowed. [3 marks]

- (b) Assuming that the 8-bit input $ABCDEFGH$ is an unsigned binary number. Let $P(A,B,C,D,E,F,G,H)$ be a Boolean function that returns 1 if $ABCDEFGH$ contains an odd number of 1s and $ABCDEFGH$ is an even number, or returns 0 otherwise. For example, the function P returns 1 for the following inputs: 01110000, 10111010, 00010000, but returns 0 for the following inputs: 00111001, 10100001, 11110000.

Implement P using the **Count-1** device as shown in part (a) above, with the fewest number of additional logic gates. [3 marks]

- (c) Assuming that the 8-bit input $ABCDEFGH$ is an unsigned binary number. Let $Q(A,B,C,D,E,F,G,H)$ be a Boolean function that returns 1 if $ABCDEFGH$ is a multiple of 17 (eg: 0, 17, 34, 51, etc.), or returns 0 otherwise.

Given a **parallel adder**, a **magnitude comparator**, a **decoder**, an **encoder**, and a **demultiplexer**, implement Q using only ONE of these devices, without any additional logic gates. Your device should be the smallest possible (for example, if an 8-bit parallel adder is sufficient, you should not use a 16-bit parallel adder). [4 marks]




5. (continue...)

- (d) Implement the following four-variable function $R(A,B,C,D)$ using a single 4:1 multiplexer without any additional logic gates. [6 marks]

$$R(A,B,C,D) = \sum m(0, 2, 3, 4, 6, 7, 12, 14)$$


0000	0011
0010	0111
0011	1000
0100	1000
0101	1110
0110	1110
0111	1110
1000	1110



- (e) Study the following circuit which uses a **half adder (HA)**, a **2x4 decoder** with 1-enable and active high outputs, three **4:1 multiplexers** and three devices each with a 1-enable control (EN):

- A **(x2)-device**: it takes in two inputs P and Q and produces 3-bit output with value $(P+Q) \times 2$.
- A **(+2)-device**: it takes in two inputs P and Q and produces 3-bit output with value $P+Q+2$.
- A **(+3)-device**: it takes in two inputs P and Q and produces 3-bit output with value $P+Q+3$.

For the three devices above, if a device is not enabled, its outputs are all zeroes.



Redesign the above circuit so that it can be implemented using the fewest logic gates. Write your expressions for X , Y and Z . You do not need to draw your circuit. [6 marks]

A	B	X	Y	Z
0	0	0	0	0
0	1	0	1	1
1	1	1	0	1
1	0	0	1	1

$$\begin{aligned} X &= A \text{ AND } B \\ Y &= A \text{ XOR } B \\ Z &= A \text{ OR } B \end{aligned}$$

6. [18 marks]

Given three integer arrays A , B , C , where arrays B and C each contains n elements and array A contains $2n$ elements, a MIPS code is written to update the elements in A with the elements in B and C as follows:

$$\begin{aligned} A[k] &= A[k] + B[k/2] & \text{if } k \text{ is even} \\ A[k] &= A[k] + C[(k-1)/2] & \text{if } k \text{ is odd} \end{aligned}$$

For example, suppose $A = \{1, 2, 3, 4, \dots\}$, $B = \{101, 102, \dots\}$ and $C = \{201, 202, \dots\}$, then the final values in A are $\{102, 203, 105, 206, \dots\}$.

The MIPS code fragment is shown below.

```
# $s0 = base address of array A
# $s1 = base address of array B
# $s2 = base address of array C
# $s3 = n, the number of elements in array B
add $t0, $s0, $0      # Inst1, Address: 0x00FFF18
add $t1, $s1, $0      # Inst2
add $t2, $s2, $0      # Inst3
add $t3, $s3, $s3      # Inst4: $t3 = 2n
add $t4, $0, $0        # Inst5: $t4 = k (loop variable)

Loop: slt $t5, $t4, $t3 # Inst6: k < 2n?
      beq $t5, $0, End # Inst7

      lw $t6, 0($t0)    # Inst8: t6
      lw $t7, 0($t1)    # Inst9: t7
      add $t6, $t6, $t7  # Inst10
      sw $t6, 0($t0)    # Inst11

      lw $t8, 4($t0)    # Inst12: t8
      lw $t9, 0($t2)    # Inst13: t9
      add $t8, $t8, $t9  # Inst14
      sw $t8, 4($t0)    # Inst15

      addi $t0, $t0, 8   # Inst16
      addi $t1, $t1, 4   # Inst17
      addi $t2, $t2, 4   # Inst18
      addi $t4, $t4, 2   # Inst19

      j Loop            # Inst20

End:
```


For parts (a), (b), (c): Given a **two-way set associative data cache** with 64 words in total, and each block containing 4 words with each word being 4 bytes long. LRU (least recently used) algorithm is used for replacement. Each integer occupies one word.

Assuming that the integer arrays *B* and *C* each contains **2¹⁰ elements**. Arrays *A*, *B* and *C* are stored starting at memory addresses 0x00000080, 0x00100000 and 0x00108040 respectively.

The data cache is involved when memory is accessed (that is, when **lw** and **sw** instructions are executed).

- a. How many bits are there in the set index field? In the byte offset field? [2 marks]
- b. Which set is A[0] mapped to? Which set is B[60] mapped to? Which set is C[1032] mapped to? You may write your answer in decimal or binary. [3 marks]
- c. What is the cache hit rate for array A? For array B? For array C? Write your answer as a fraction. [6 marks]

For parts (e), (f), (g): Given a **direct-mapped instruction cache** with 16 words in total and each block contains 4 instructions (words). The first instruction (`add $t0, $s0, $0`) is at memory address `0x00FFF18`. Recall that the integer arrays *B* and *C* each contains 2^{10} elements.

- d. How many misses are there in the 1st iteration (Inst1 to Inst20 inclusive)? (2 marks)
- e. How many misses are there in the 2nd iteration (Inst6 to Inst20 inclusive)? (2 marks)
- f. How many misses are there in the execution of the whole code? (3 marks)

	0000	0100	1000	1100
	W0	W1	W2	W3
00	I11	I12	I13	I14
01	I15	I16	I17	I27
10	I3	I4	I5	I6
11	I7	I8	I9	I10

[illegible]

2 miles.

$n = 2^{11}$ Loop runs for 2^{10} # iterations.
2 misses each bop. except 1st iteration.
 $2052 + 1$ for jumped?

7. [14 marks]

Refer to the same MIPS code in the previous question:

```

# $s0 = base address of array A
# $s1 = base address of array B
# $s2 = base address of array C
# $s3 = n, the number of elements in array B

add $t0, $s0, $0      # Inst1, Address: 0x00FFFFF18
add $t1, $s1, $0      # Inst2
add $t2, $s2, $0      # Inst3
add $t3, $s3, $s3     # Inst4: $t3 = 2n
add $t4, $0, $0       # Inst5: $t4 = k (loop variable)

Loop: slt $t5, $t4, $t3 # Inst6: k < 2n?
      beq $t5, $0, End  # Inst7

      lw $t6, 0($t0)    # Inst8
      lw $t7, 0($t1)    # Inst9
      add $t6, $t6, $t2  # Inst10
      sw $t6, 0($t0)    # Inst11

      lw $t8, 4($t0)    # Inst12
      lw $t9, 0($t2)    # Inst13
      add $t8, $t8, $t9  # Inst14
      sw $t8, 4($t0)    # Inst15

      addi $t0, $t0, 8   # Inst16
      addi $t1, $t1, 4   # Inst17
      addi $t2, $t2, 4   # Inst18
      addi $t4, $t4, 2   # Inst19

      j Loop            # Inst20

End:

```

We assume a 5-stage MIPS pipeline system, and the first instruction (`add $t0, $s0, $0`) begins at cycle 1.

- a. The jump (j) instruction causes a control hazard. What is the minimum number of stall cycles that a jump instruction would incur and how can that be achieved? [2 marks]
1 cycle. Early branch decision at ID stage.
- b. Assuming without forwarding and branch decision is made at MEM stage (stage 4). No branch prediction is made and no delayed branching is used. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take?
You need to count until the last stage of instruction 19. $5 + 18(4) = 77$ [3 marks]
 $1 + 1 + 1 + 1 + 1 + 2 + 1 + 1 + 1 + 2 + 1 + 1 + 1 + 2 + 1 + 1 + 1 + 2 + 1 + 1 + 4 = 38$
- c. Assuming with forwarding and early branching, that is, the branch decision is made at ID stage (stage 2). No branch prediction is made and no delayed branching is used. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19. [3 marks]

st beg mw
+ lw - y FDEMh

b) $4 + 1 + 1 + 1 + 1 + 1 + 3 + 3 + 3 + 3 + 1 + 1 + 3 + 3 + 1 + 1 + 1 + 1$

c) $5 + 1 + 1 + 1 + 1 + 1 + 2 + 2 + 1 + 2 + 1 + 1 + 1 + 2 + 1 + 1 + 1 + 1 + 1 = 27$
 due to big number value at 10 place.

