NATIONAL UNIVERSITY OF SINGAPORE

CS2100 – COMPUTER ORGANISATION

(Semester 2: AY2019/20)

ANSWER BOOKLET

Time Allowed: 2 Hours

INSTRUCTIONS TO CANDIDATES

- 1. This answer booklet consists of **EIGHT (8)** printed pages.
- 2. Fill in your Student Number below. Do <u>NOT</u> write your name.
- 3. Make sure your answers are clearly written/typed.

•	STL	JDI	ENT	NU	IMB	ER
((fill	in	wit	h a	per	ı):

Α	0				
					l

F	For examiner's use only									
Question	Total	Marks								
Q1	16									
Q2	4									
Q3	10									
Q4	12									
Q5	12									
Q6	12									
Q7	14									
Q8	20									
Total	100									

Write your answers in the box/space provided.

```
1a.
                                       1b.
                                              Max $s1 = 78
       $s1 = 4A
[2]
                                       [4]
                                              Initial $s0 = OxFFFFFFF
1c.
[6]
       $s1 = 0;
                                  Also accept: $s0 > 0
      while ($s0 != 0) {
                                  Also accept: $s0 = $s0 & 16;
         $t0 = $s0 % 16;
                                  Can combine with above: $s1 += $s0 %16;
         $s1 = $s1 + $t0;
                                  Also accept $s0 = $s0 >> 4; (though not
         $s0 = $s0 / 16;
                                  entirely correct due to arith vs logical shift.
       }
1d.
     srl $s0, $s0, 4
                                       1e.
                                            bne $s0, $zero, L
[2]
                                       [2]
                                                0x1600FFFC
        0x00108102
                                                               Q1:
2.
       -1.875 = 0xBFF00000
[4]
                                                               Q2:
```

```
3a.
[3]
         srl $t0, $s0, 26
         slti $t0, $t0, 1
         Also accept 3 lines solution.
3b.
         srl $t1, $t1, 21
[3]
        Also accept 2 lines solution such as:
           sll $t1, $s1, 6
           srl $t1, $t1, 27
3c.
[4]
                                           ← shortest solution without branch
      slti $t0, $s2, 1 # R-format
      slti $t1, $s2, 5 # R & beq
      add $t2, $t0, $t1
                                          usual solution with branch
                                          ٧
                                            addi $t2, $zero, 2
                                            beq $s2, $zero, end
                                            addi $t2, $zero, 1
                                            andi $t3, $s2 , 4
                                      ????
                                            beq $t3, $zero, end
                                            addi $t2, $zero, 0
                                     end:
                                                                    /10
                                                       Q3:
```

CS2100

4a. [4] JA = 1 KA = 1 JB = A KB = A

4b.(i)
[4] Number of states: 8 $0000 \rightarrow 1000 \rightarrow 1100 \rightarrow 1110 \rightarrow 1111 \rightarrow 0111 \rightarrow 0011 \rightarrow 0001$


4b.(ii)

[4] State(1) = $A \cdot B'$ State(2) = $B \cdot C'$


Q4: /12


5a. (i) N = A + B + C


5b. $A \cdot B \cdot D + A \cdot C \cdot D'$ $P = A \cdot B \cdot C \cdot D + A \cdot B' \cdot C \cdot D'$ $Q = A' \cdot C + B' \cdot C \cdot D$ $R = \frac{B \cdot C' \cdot D'}{B \cdot C' \cdot D' + A \cdot B \cdot C' + A \cdot B \cdot D'}$




Q5: /12









or answers in total number of cycles.


[2] Move Inst2 (add \$t2, \$0, \$0) to the branch delay slot of Inst5 (beq \$t0 \$0, E1).

Not possible to find an instruction to fill in the branch-delay slot of Inst 7 (beq \$t0, \$0, E2) due to dependency.

Predict not taken is easier to implement, as PC+4 is already computed.
To implement predict taken, we need to compute the target branch address quickly in the first cycle. That requires additional hardware.

(In practice, we will need branch target prediction to predict the target address. This involves the use of Branch Target Buffer (BTB), which is usually cached. This is not covered in this module, so we accept any reasonable explanation.)

(It is wrong to say predict not taken is easier because then we predict correctly more often; this is not what the question asks for.)



	bits	;	Offset: _	4 bits		
. A[0] →	Block 12	<u>!;</u>	B[60] → E	Block 11		
Hit rate	for array A	<u> </u>				
$A[0] \rightarrow$	Set <u>4</u>	;	B[60] → S	Set <u>3</u> ;		
e. Hit rate	for array A	: 3/4 ;	array B: _	3/4		
Ther	efore, hit r	ate is still 3	3/4.			
		Word0	Word1	Word2	Word3	1
	Index 0	Word0	Word1	Word2	Word3	
	Index 0	Word0	Word1	Word2	Word3	
		Word0	Word1	Word2	Word3	
	Index 1	Word0	Word1	Word2	Word3	
n. Numbe	Index 1 Index 2 Index 3		Word1	Inst1	Word3	

=== END OF PAPER ===

Workings

- Q1 The code adds each hexadecimal digits in \$s0 into \$s1.
 - (a) 0 + C + 0 + C + E + B + E + B = 4A.
 - (b) Since \$s1 is the sum of digits in \$s0, if \$s0 = **0xFFFFFFF**, \$s1 will contain the maximum value of **0x78**.
 - (d) srl \$s0, \$s0, 4

Opcode rs rt rd shamt funct 000000 00000 10000 10000 00100 000010 0000 0001 0000 1000 0001 0000 0010

00108102

Wrong answer:

000000 10000 00000 10000 00100 000010 0000 0010 0000 0000 1000 0001 0000 0010 0 2 0 0 8 1 0 2

(e) bne \$s0, \$zero, L = bne \$s0, \$zero, -4

Opcode rs rt immed 000101 10000 00000 1111 1111 1111 1100 0001 0110 0000 0000 1111 1111 1111 1100

1600FFFC

Wrong answer:

000101 00000 10000 1111 1111 1111 1100 0001 0100 0001 0000 1111 1111 1111 1100 1 4 1 0 F F F C

 $Q2 - 1.875_{10} = -1.111_2$

Normalise: 1. 11100000...

Mantissa: 111 0000 0000 0000 0000 0000

Exponent: $0 \rightarrow 127 = 0111 \ 1111$

Sign bit: 1

Hexadecimal: 0xBFF00000

Q3 (a) Idea: 6 MSB = 000000

Logical right shift.

Check equal 0 (but since always positive due to srl, < 1).

srl \$t0, \$s0, 26
slti \$t0, \$t0, 1

(b) Idea: Get bits 21-25

Logical left shift to remove opcode.

Logical right shift to remove rt, rd, shamt, funct and bring to position.

sll \$t1, \$s1, 6 srl \$t1, \$t1, 26


(c) Any if-statement equivalence.

Q4a.

Current state		Next state		Flip f	lop A	Flip flop B		
Α	В	A^{+}	B^{+}	JA	KA	JB	KB	
0	0	1	0	1	Χ	0	Χ	
0	1	1	1	1	Х	Х	0	
1	0	0	1	Х	1	1	Х	
1	1	0	0	Χ	1	Χ	1	

5(b)

				(MUX)	(DEMUX)		
. –				` '	,		
AB	CD	AB <cd< td=""><td>AB>CD</td><td>S_1S_0</td><td>S_1S_0</td><td>PQRS</td><td>PQRS</td></cd<>	AB>CD	S_1S_0	S_1S_0	PQRS	PQRS
00	00	0	0	00	00	A000	0000
00	01	1	0	10	01	0C00	0000
00	10	1	0	10	01	0C00	0100
00	11	1	0	10	01	0C00	0100
01	00	0	1	01	10	00B0	0010
01	01	0	0	00	00	A000	0000
01	10	1	0	10	01	0C00	0100
01	11	1	0	10	01	0C00	0100
10	00	0	1	01	10	00B0	0000
10	01	0	1	01	10	00B0	0000
10	10	0	0	00	00	A000	1000
10	11	1	0	10	01	0C00	0100
11	00	0	1	01	10	00B0	0010
11	01	0	0 1	0001	00 10	A000 00B0	1000 0010
11	10	0	0 1	00 01	00 10	A000 00B0	1000 0010
11	11	0	0	00	00	A000	1000



Q7.

Delays are highlighted under the columns (b), (c), (d) for parts (b), (c), (d) respectively.

							(b)	(c)	(d)
	add	\$t1,	\$O,	\$0	#	<pre>Inst1 :</pre>	(- /	(-/	(-)
	add	\$t2,	\$0 ,	\$0	#	Inst2 :			
	add	\$t3,	\$0 ,	\$0	#	Inst3 :			
L1:	slt	\$t0,	\$t1,	\$s0	#	Inst4 :			
		•	-			Inst5 :		+2	+1
L2:	slt	\$t0,	\$t2,	\$s0	#	Inst6 :	+3	+1	
	beq	\$t0,	\$0 ,	E2	#	Inst7 :	+2	+2	+1
	add	\$t4,	\$s1,	\$t3	#	Inst8 :	+3	+1	
						Inst9 :			
				-		<pre>Inst10:</pre>			
	lw	\$t7,	0 (\$t	6)	#	Inst11:	+2	+2	
	# Tno	s+12=1	19 +0	create	ima	age C fro	om ∆a	nd B	
						Inst12:			+1
				-		Inst13:	12	12	' -
						Inst14:			
	add	\$t0,	\$t5,	\$t7	#	Inst15:	+2	+2	
	srl	\$t0,	\$t0,	1	#	Inst16:	+2	+2	
	srl	\$t9,	\$t9,	8	#	Inst17:			
	sll	\$t9,	\$t9,	8	#	Inst18:	+2	+2	
	or	\$t9,	\$t9,	\$t0	#	Inst19:	+2	+2	
	add	\$t8,	\$s3,	\$t3	#	Inst20:			
	sw	\$t9,	0 (\$t8	8)	#	Inst21:	+2	+2	
	244:	¢+3	¢+2	4	#	Tng+22.			
				1		Inst22: Inst23:			
	auuı	Ψ L	γ L <u>Z</u> ,	_	π	Total	+26	+22	+3
						i Ulai	720	T _L_	∓ J

- Q8.(a) 64 words; 1 block = 4 words (16 bytes) → 16 blocks. Index: 4 bits; Offset: 4 bits.
 - (b) A[0] at 0x0040CCC0 $0x0040CCC0 \rightarrow 00 \dots 1100 \ \underline{1100} \ 0000 \rightarrow \textbf{Block 12}$ B[0] at $0x000002C0 \rightarrow B[60]$ at $0x000003B0 \ (60×4 = 240 = 0xF0)$ $0x000003B0 \rightarrow 00 \dots 0011 \ \underline{1011} \ 0000 \rightarrow \textbf{Block 11}$
 - (c) Since A[0] and B[0] are mapped to the same block, there will be cache thrashing and hence hit rate = 0.
 - (d) 64 words; 1 block = 4 words = 16 bytes → 16 blocks. 2 blocks per set → 8 sets. Set index: **3 bits**; Offset: **4 bits**.

```
0x0040CCC0 \rightarrow 00 \dots 1100 \ 1\underline{100} \ 0000 \rightarrow \mathbf{Set} \ \mathbf{4}

0x000003B0 \rightarrow 00 \dots 0011 \ 1\underline{011} \ 0000 \rightarrow \mathbf{Set} \ \mathbf{3}
```

- (e) A[0] and B[0] are mapped to the same set, sitting in the two blocks of that set. There are 4 words in each block, the first word is a miss, the other three are hits. Therefore, hit rate = 3/4.
- (f) There is no change in hit rate compared to part (e) because the addresses of the accessed elements remain the same as in part (e).

 Therefore, hit rate = 3/4.
- (g) $0x04FFFFF8 \rightarrow 00 \dots 1111 1000 \rightarrow block 3$, word 2. Inst1 at block 3, word 2.
- (h) First iteration, misses at instructions 1, 3, 7, 11, 15, 19, 23 \rightarrow 7 misses.

	Word0	Word1	Word2	Word3
Index 0	3 (M)	4	5	6
index 0	19 (M)	20	21	22
Indov 1	7 (M)	8	9	10
Index 1	23 (M)	24		
Index 2	11 (M)	12	13	14
Index 3			1 (M)	2
illuex 3	15 (M)	16	17	18

(i) Second iteration, misses at instructions 6, 7, 19, 23 \rightarrow 4 misses.