






Two observed designs, not one lineage. AIB marks the parent-partner boundary.

LD loads the next two bytes into BC; PUSH writes BC at the stack pointer.


Teal arc: written output (c0 ad below); red arc: conditional return at c0.

Teal code / grey partner. e3 swaps stack memory. Thin arrows: execution.



Match to each snapshot's modal tape; complete-tape diversity.

One archive seed; separate from a. World update = encounter batch.



Ring: 95% upper change-rate bound <0.01%.

8088: vs hardware; ochre = expected deviations.

Other rows: original Z80 vs C1; red = flagged / changed.