YASH SARANG D6AD The state of t

Thin: To design to verify a flatt-adder circuit Software Used: DLCOA virtual Lab Simulator. Theory: Half adder is a combinational arithmetic circuit that adds two numbers and produces a sunbot (s) and carry bit (c) as the output. If of and B are the Propert Bits, then sometis (3) is the X-OR of A and B and the comy bit (c) will be the AND of A and B. From this, it is clear that a half adder circuit can be easily constructed using one x-ore gate and one or gate Half-adder is the simplest of all circuits but et has a major disadvantage. So, of the input to a half adder com has a carry, then it will be neglected to adds only the ABB bits That means the binary addition process, is not complete and hats why it is called a halfadder. Sum & = A Kor B = AB + AB Carry C = A.B.

Objective: To design, realize & verity the chosendousties of helf-adder correct using basic gates and whiv gates.

Conclusion Sum Carry Therefore, we have designed and verified the flatf-adder circuit using the Virtual lab Simulator.

Carry and Sum of different Inputs in Half Adder: В A B (0 Carry Sum Carry Sum B B Carry Sum Carry Sum