

Experiment - 3

YASH SARANG

DGAD - 47

DOP : 29/9/2021

DOS : 5/10/2021

Experiment 3

Aim: Realization of full-adder circuit.

Software used: DICOA virtual simulator.

Theory: A full-adder is a logic circuit having 3 inputs A, B & C (which is the carry from the previous stage) and 2 outputs (Sum & carry), which will perform according to table 3. The full-adder can handle three binary digits at a time & can therefore be used to add binary number in general. The simplest way to construct a full adder is to connect two half-adder & an OR gate as shown in figure. The full adder is then the fundamental logic circuit incorporated in digital computers to perform arithmetic functions.

From the truth table, the expressions from sum & carry bits of the output can be obtained as

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = AB + BC + AC.$$

• Truth table :

Input			Output	
A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

• Design using K-map

Sum

A	BC			
	B'C'	B'C	BC'	BC
A'	0	1	0	1
A	1	0	1	0

$$\text{Sum} = A \oplus B \oplus C.$$

Carry

	B'C'	B'C	BC'	BC
A'	0	0	1	0
A	0	1	1	1

$$\text{Carry} = AB + BC + AC$$




Diagram:

Conclusion: We have successfully constructed and implemented full adder using two half adders and one OR gate.

