

Experiment - 3 YASH SARANG DGAD - 47 DOP: 29/9/2021 DOS: 5/10/2021


Experiment 3 Aim: Realization of full-adder circuit. Software used: DLCOA virtual simulator. Theory: A full-adder is a logic iruit having 3 inputs A, B&C (which is the carry from from the previous stoge) and 2 outputs (Sum Ecarry), which will perform according to table 3. The full-adder can handle three benary digits at a time) be can therefore be used to add binary number in general. The simplest way to construct a full adder is to connect two half-adder & an OR gate as shown in Figure. The full colder is then the fundamental legic circuit incorporated in digital computers to perform anotheretic functions. from the touth table, the expressions from som & carry bits of the ordput can be obtained as Sum = A NOR B XORC Carry = AB + BC + AC.




· Design using R-map



Sum = AXOR B XORC.





Conclusion: We have success fully constructed and implemented full adder using two half adders and one OR gate.

OUTPUTS:

