

## Sample Questions

Computer Engineering / Artificial Intelligence and Data Science / Artificial Intelligence and Machine Learning / Computer Science and Engineering (Artificial Intelligence and Machine Learning) / Computer Science and Engineering (Data Science) / Computer Science and Engineering (Internet of Things and Cyber Security Including Block Chain Technology) / Cyber Security / Data Engineering / Internet of Things (IoT)

**Subject Name:** Microprocessor

**Semester:** IV

### Multiple Choice Questions

|                  |  |
|------------------|--|
|                  | <b>Choose the correct option for following questions. All the Questions are compulsory and carry equal marks</b> |
| 1.               | In protected mode of 80386, the VM flag is set by using  |
| <b>Option A:</b> | <b>IRET instruction or task switch operation</b>   |
| Option B:        | IRET instruction   |
| Option C:        | Task switch operation  |
| Option D:        | NOP  |
|                  |  |
| 2.               | The instructions that are used for reading an input port and writing an output port respectively are             |
| Option A:        | MOV, XCHG  |
| Option B:        | MOV, IN  |
| Option C:        | IN, MOV  |
| <b>Option D:</b> | <b>IN, OUT</b>   |
|                  |  |
| 3.               | While CPU is executing a program, an interrupt exists then it  |
| Option A:        | follows the next instruction in the program  |
| Option B:        | jumps to instruction in other registers  |
| <b>Option C:</b> | <b>breaks the normal sequence of execution of instructions</b>   |

|                  |   |
|------------------|---|
| Option D:        | stops executing the program   |
|                  |   |
| 4.               | 8086 can access up to?  |
| Option A:        | 512KB   |
| <b>Option B:</b> | <b>1MB</b>  |
| Option C:        | 2MB   |
| Option D:        | 256KB   |
|                  |   |
| 5.               | Because of Pentium's superscalar architecture, the number of instructions that are executed per clock cycle is  |
| Option A:        | 1   |
| <b>Option B:</b> | <b>2</b>  |
| Option C:        | 3   |
| Option D:        | 4   |
|                  |   |
| 6.               | The paging unit is enabled only in  |
| Option A:        | virtual mode  |
| Option B:        | addressing mode   |
| <b>Option C:</b> | <b>protected mode</b>   |
| Option D:        | Real Mode   |
|                  |   |
| 7.               | i. In 8257 register format, the selected channel is disabled after the terminal count condition is reached when |
| Option A:        | Auto load is set  |
| Option B:        | Auto load is reset  |
| Option C:        | TC STOP bit is reset  |
| <b>Option D:</b> | <b>TC STOP bit is set</b>   |
|                  |   |
| 8.               | All the functions of the ports of 8255 are achieved by programming the bits of an internal register called      |

|                  |  |
|------------------|--|
| Option A:        | data bus control   |
| Option B:        | read logic control   |
| <b>Option C:</b> | <b>control word register</b>   |
| Option D:        | Status Register  |
|                  |  |
| 9.               | When non-specific EOI command is issued to 8259A it will automatically                 |
| Option A:        | set the ISR  |
| <b>Option B:</b> | <b>reset the ISR</b>   |
| Option C:        | set the INTR   |
| Option D:        | reset the INTR   |
|                  |  |
| 10.              | For a single task in protected mode, the 80386 can address the virtual memory of       |
| Option A:        | 32 GB  |
| Option B:        | 64 MB  |
| Option C:        | 32 TB  |
| <b>Option D:</b> | <b>64 TB</b>   |
|                  |  |
| 11.              | i. The recurrence of the numerical values or constants in a program code is reduced by |
| <b>Option A:</b> | <b>EQU</b>   |
| Option B:        | ASSUME   |
| Option C:        | LOCAL  |
| Option D:        | LABEL  |
|                  |  |
| 12.              | The hyperthreading technology automatically involves the                               |
| Option A:        | decrease of die area   |
| <b>Option B:</b> | <b>increase of die area</b>  |
| Option C:        | decrease of die area to half   |
| Option D:        | increase of die area to half   |
|                  |  |

|                  |   |
|------------------|---|
| 13.              | a. The 80386 enables itself to organize the available physical memory into pages, which is known as |
| Option A:        | segmentation  |
| <b>Option B:</b> | <b>Paging</b>   |
| Option C:        | memory division   |
| Option D:        | Virtual memory  |
|                  |   |
| 14.              | The number of debug registers that are available in 80386, for hardware debugging and control is    |
| Option A:        | 2   |
| Option B:        | 4   |
| <b>Option C:</b> | <b>8</b>  |
| Option D:        | 16  |
|                  |   |
| 15.              | The instruction, JMP 5000H:2000H;<br>is an example of   |
| Option A:        | intrasegment direct mode  |
| Option B:        | intrasegment indirect mode  |
| <b>Option C:</b> | <b>intersegment direct mode</b>   |
| Option D:        | intersegment indirect mode  |
|                  |   |
| 16.              | The salient feature of Pentium is   |
| Option A:        | superscalar architecture  |
| Option B:        | superpipelined architecture   |
| <b>Option C:</b> | <b>superscalar and superpipelined architecture</b>  |
| Option D:        | multiple instruction issue  |
|                  |   |
| 17.              | The speed of integer arithmetic of Pentium is increased to a large extent by                        |
| Option A:        | on-chip floating point unit   |
| Option B:        | superscalar architecture  |
| <b>Option C:</b> | <b>4-stage pipelines</b>  |

|                  |  |
|------------------|--|
| Option D:        | instruction cache  |
|                  |  |
| 18.              | For 8086 microprocessor, the stack segment may have a memory block of a maximum of |
| Option A:        | 32K bytes  |
| <b>Option B:</b> | <b>64K bytes</b>   |
| Option C:        | 16K bytes  |
| Option D:        | 128K bytes   |
|                  |  |
| 19.              | Which of the following is not a module of Pentium 4 architecture?                  |
| Option A:        | front end module   |
| Option B:        | execution module   |
| <b>Option C:</b> | <b>control module</b>  |
| Option D:        | Memory subsystem module  |
|                  |  |
| 20.              | The type of the interrupt may be passed to the interrupt structure of CPU from     |
| Option A:        | interrupt service routine  |
| Option B:        | Stack  |
| <b>Option C:</b> | <b>interrupt controller</b>  |
| Option D:        | Segments   |
|                  |  |
| 21.              | The flag that is used in 8086 for string manipulation instructions is              |
| Option A:        | AF   |
| Option B:        | ZF   |
| <b>Option C:</b> | <b>DF</b>  |
| Option D:        | CF   |
|                  |  |
| 22.              | In 8086 microprocessor one of the following statements is not true.                |
| <b>Option A:</b> | <b>Coprocessor is interfaced in Min mode</b>                                       |
| Option B:        | Coprocessor is interfaced in Max mode  |
| Option C:        | 20 bit address bus   |
| Option D:        | Supports pipelining  |
|                  |  |
| 23.              | The BIU prefetches the instruction from memory and store them in                   |
| <b>Option A:</b> | <b>Queue</b>   |

|                  |   |
|------------------|---|
| Option B:        | Register  |
| Option C:        | Memory  |
| Option D:        | Stack   |
|                  |   |
| 24.              | Segment address, Offset address & Physical address are _____ bits each in 8086                      |
| Option A:        | 8, 8 & 16   |
| Option B:        | 8, 16 & 20  |
| <b>Option C:</b> | <b>16, 16 &amp; 20</b>  |
| Option D:        | 8, 8 & 8  |
|                  |   |
| 25.              | The OUT DX, AX instruction present in 8086 microprocessor causes?                                   |
| Option A:        | data retrieval from IO device   |
| Option B:        | data transfer to memory   |
| <b>Option C:</b> | <b>data transfer to IO device</b>   |
| Option D:        | data retrieval from memory  |
|                  |   |
| 26.              | The instruction that unconditionally transfers the control of execution to the specified address is |
| <b>Option A:</b> | <b>CALL</b>   |
| Option B:        | IRET  |
| Option C:        | RET   |
| Option D:        | JNZ   |
|                  |   |
| 27.              | In PUSH instruction, after each execution of the instruction, the stack pointer is                  |
| Option A:        | incremented by 1  |
| Option B:        | decremented by 1  |
| Option C:        | incremented by 2  |
| <b>Option D:</b> | <b>decremented by 2</b>   |
|                  |   |
| 28.              | In DMA if more than one channel requests service simultaneously, the transfer will occur as         |
| <b>Option A:</b> | <b>burst transfer</b>   |
| Option B:        | simultaneous transfer   |
| Option C:        | Parallel transfer   |
| Option D:        | multi transfer  |
|                  |   |
| 29.              | When the SP(active low)/EN(active low) pin of 8259A used in buffered mode, then it can be used as a |
| Option A:        | input to designate chip is master or slave  |
| Option B:        | buffer disable  |
| <b>Option C:</b> | <b>buffer enable</b>  |
| Option D:        | input to designate chip is master   |
|                  |   |
| 30.              | In 8255, BSR mode is applicable for which port  |
| Option A:        | Port A  |
| Option B:        | Port B  |
| <b>Option C:</b> | <b>Port C</b>   |

|                  |  |
|------------------|--|
| Option D:        | Port A & B   |
| 31.              | Cascade PIC mode provides maximum how many interrupt levels in 8259          |
| Option A:        | 8  |
| Option B:        | 16   |
| Option C:        | 63   |
| <b>Option D:</b> | <b>64</b>  |
| 32.              | 80386 support which type of descriptor table from the following?             |
| Option A:        | TDS  |
| Option B:        | ADT  |
| <b>Option C:</b> | <b>GDT</b>   |
| Option D:        | MDS  |
| 33.              | Which control registers of 80386 are associated with paging mechanism?       |
| <b>Option A:</b> | <b>CR0, CR2, CR3</b>   |
| Option B:        | CR1, CR2, CR3  |
| Option C:        | CR0, CR1 CR2   |
| Option D:        | CR0, CR1 CR2, CR3  |
| 34.              | How many flags are active in flag register of 80386?                         |
| Option A:        | 9  |
| Option B:        | 12   |
| <b>Option C:</b> | <b>13</b>  |
| Option D:        | 10   |
| 35.              | 80386 real mode have   |
| Option A:        | Only overlapped segments   |
| <b>Option B:</b> | <b>Either overlapped or non-overlapped segments</b>                          |
| Option C:        | Only nonoverlapped segments  |
| Option D:        | Paging   |
| 36.              | MESI protocol of Pentium comprises of  |
| Option A:        | Mutual, Exclusive, Shared, and Invalid                                       |
| Option B:        | Modified, Exhaustive, Shared, and Interactive                                |
| Option C:        | Modified, Exclusive, Shared, and Valid                                       |
| <b>Option D:</b> | <b>Modified, Exclusive, Shared, and Invalid</b>                              |
| 37.              | The speed of integer arithmetic of Pentium is increased to a large extent by |
| <b>Option A:</b> | <b>4-stage pipelines</b>   |
| Option B:        | superscalar and superpipelined architecture                                  |
| Option C:        | superscalar architecture   |
| Option D:        | on-chip floating point unit  |
| 38.              | a. In Pentium, the percentage of hits to the total cache access is given by  |
| <b>Option A:</b> | <b>Hit Ratio</b>   |
| Option B:        | Accuracy   |
| Option C:        | Efficiency   |

|                  |  |
|------------------|--|
| Option D:        | Precision  |
| 39.              | Which of this is not true for Pentium 4?   |
| <b>Option A:</b> | <b>Hyperthreading (HT) gets illusion as if two processors are executing code in parallel</b> |
| Option B:        | Execution trace cache to store 12k micro-operation   |
| Option C:        | 126 instruction window in instruction pool   |
| Option D:        | Data Bus of 32 bit   |
| 40.              | Hyperthreading uses the concept of   |
| <b>Option A:</b> | <b>Simultaneous multithreading</b>   |
| Option B:        | Distributed decoding   |
| Option C:        | Multiple switching   |
| Option D:        | Pipelining   |
| 41.              | 8086 supports _____ s/w Interrupts   |
| Option A:        | 2  |
| Option B:        | 64K  |
| <b>Option C:</b> | <b>256</b>   |
| Option D:        | 8  |
| 42.              | After RESET is given to 8086 the content of CS is  |
| Option A:        | FFFF0  |
| Option B:        | 0000   |
| <b>Option C:</b> | <b>FFFF</b>  |
| Option D:        | 0FFFF  |
| 43.              | If segment address = FF00 H, offset address = 00FF H, then the physical address is _____     |
| Option A:        | FFFF0  |
| Option B:        | 0FFFF  |
| <b>Option C:</b> | <b>FF0FF</b>   |
| Option D:        | FFFFF  |
| 44.              | In 8086 size of pre fetch queue is   |
| <b>Option A:</b> | <b>6 Byte</b>  |
| Option B:        | 4 Byte   |
| Option C:        | 4 Bit  |
| Option D:        | 2 Byte   |
| 45.              | In an instruction, generally a destination operand is  |
| Option A:        | Only Register  |
| Option B:        | Only Memory location   |
| <b>Option C:</b> | <b>Register or Memory location</b>   |
| Option D:        | Immediate data   |
| 46.              | MOV AX, FFFFH will affect  |



|                  |  |
|------------------|--|
| Option A:        | All flags  |
| <b>Option B:</b> | <b>No flags</b>  |
| Option C:        | CY and AC flags  |
| Option D:        | Zero flag  |
| 47.              | Which of the following instruction is not valid                                  |
| Option A:        | MOV AX,1000H   |
| Option B:        | MOV AH, BL   |
| <b>Option C:</b> | <b>MOV DS, 0100H</b>   |
| Option D:        | MOV [SI], AX   |
| 48.              | _____ stores the bits required to mask the IR lines of 8259                      |
| Option A:        | ISR  |
| <b>Option B:</b> | <b>IMR</b>   |
| Option C:        | IRR  |
| Option D:        | PR   |
| 49.              | The bus is available when the DMA controller receives the signal                 |
| Option A:        | HRQ  |
| <b>Option B:</b> | <b>HLDA</b>  |
| Option C:        | DACK   |
| Option D:        | INTA   |
| 50.              | If microprocessor has 10-bits address bus, then it can generate _____ addresses. |
| Option A:        | 32767  |
| Option B:        | 25652  |
| Option C:        | 65536  |
| <b>Option D:</b> | <b>1024</b>  |
| 51.              | In 8255 strobed input/output mode is   |
| Option A:        | Mode 0 of I/O mode   |
| <b>Option B:</b> | <b>Mode 1 of I/O mode</b>  |
| Option C:        | Mode 2 of I/O mode   |
| Option D:        | BSR mode   |
| 52.              | Size of page in 80386 is   |
| Option A:        | 1 Kb   |
| Option B:        | 2 Kb   |
| <b>Option C:</b> | <b>4 Kb</b>  |
| Option D:        | 8 Kb   |
| 53.              | The 80386DX has an address bus of  |
| Option A:        | 8 address lines  |
| Option B:        | 16 address lines   |
| Option C:        | 20 address lines   |
| <b>Option D:</b> | <b>32 address lines</b>  |

|                  |   |
|------------------|---|
| 54.              | In a selector if table indicator = 1 then it select   |
| <b>Option A:</b> | <b>Local descriptor table</b>   |
| Option B:        | Global descriptor table   |
| Option C:        | Trap gate   |
| Option D:        | Task gate   |
| 55.              | The control register that stores the 32-bit linear address, at which the previous page fault is detected is     |
| Option A:        | CR0   |
| Option B:        | CR1   |
| <b>Option C:</b> | <b>CR2</b>  |
| Option D:        | CR3   |
| 56.              | Pentium floating point unit has   |
| Option A:        | 2 stage pipelines   |
| Option B:        | 4 stage pipelines   |
| <b>Option C:</b> | <b>8 stage pipelines</b>  |
| Option D:        | 16 stage pipelines  |
| 57.              | Due to the branch instruction, the incorrect instruction loaded into pipeline must be discarded. This is called |
| <b>Option A:</b> | <b>Flushing</b>   |
| Option B:        | Bubble  |
| Option C:        | Disturbance   |
| Option D:        | Wrong entry   |
| 58.              | What lead to the development of MESI and MEI protocol ?   |
| Option A:        | Cache size  |
| <b>Option B:</b> | <b>Cache Coherency</b>  |
| Option C:        | Bus snooping  |
| Option D:        | Number of caches  |
| 59.              | P4 has hyper pipelined technology with  |
| Option A:        | 3 stages  |
| Option B:        | 5 stages  |
| Option C:        | 10 stages   |
| <b>Option D:</b> | <b>20 stages</b>  |
| 60.              | Trace cache can store up to   |
| Option A:        | 10 K decoded micro operation  |
| Option B:        | 8 K decoded micro operation   |
| <b>Option C:</b> | <b>12K decoded micro operation</b>  |
| Option D:        | 4 K decoded micro operation   |

### Descriptive Questions

|   |  |
|---|--|
| 1 | Explain different types of Interrupts? Explain Interrupt Vector table for 8086 |
|---|--|

|    |   |
|----|---|
| 2  | Draw and explain the internal block diagram of 8257? How DMA operations are performed?  |
| 3  | Explain what is Branch Prediction Logic in Pentium? Explain working of Branch Prediction with suitable diagram?   |
| 4  | Compare the 8086, 80386, Pentium Processor.   |
| 5  | Draw and explain the internal architecture of 80386 microprocessor?   |
| 6  | Explain the operating modes of 80386?   |
| 7  | Explain the internal architecture of 8086 microprocessor? Differentiate the functioning of Minimum mode and Maximum mode?   |
| 8  | <p>Write an assembly language program to find the largest number from an unordered array of 8-bit numbers?</p> <pre> ASSUME CS:CODE,DS:DATA DATA SEGMENT LIST DB 52H,23H,56H,45H,--- COUNT EQU 0F LARGEST DB 01H DUP(?) DATA ENDS CODE SEGMENT START:    MOV AX,DATA           MOV DS,AX           MOV SI,OFFSET LIST           MOV CL,COUNT           MOV AL,[SI] AGAIN:    CMP AL,[SI+1]           JNL NEXT           MOV AL,[SI+1] NEXT:    INC SI           DEC CL           JNZ AGAIN           MOV SI,OFFSET LARGEST           MOV [SI],AL           MOV AH,4CH           INT 21H           CODE ENDS           START </pre> <p> ; Data segment starts<br/> ; List of byte numbers<br/> ; Number of bytes in the list<br/> ; One byte is reserved for the largest number.<br/> ; Data segment ends<br/> ; Code segment starts.<br/> ; Initialize data segment.<br/> ; Number of bytes in CL.<br/> ; Take the first number in AL<br/> ; and compare it with the next number.<br/> ; Increment pointer to the byte list.<br/> ; Decrement counter.<br/> ; If all numbers are compared,point to result<br/> ; destination and store it.<br/> ; Return to DOS. </p> |
| 9  | Interface 32K word of memory to 8086 microprocessor system. Available memory chips are 16K*8 RAM. Use suitable decoder for generating chip logic.   |
| 10 | Explain address and data bus demultiplexing in 8086 with diagram.   |
| 11 | Discuss need for memory banking in 8086   |
| 12 | Explain mode-0 and mode-2 of 8255   |
| 13 | Explain interrupt procedure of 8086   |
| 14 | Explain integer pipeline of Pentium   |
| 15 | Write a note on Hyperthreading  |
| 16 | <p>Write 8086 assembly language program to find Even and Odd number from the set of 5 8-bit numbers.</p> <pre> .MODEL SMALL  READ MACRO MSG MOV AH,0AH </pre>   |

```

    LEA DX,MSG
    INT 21H
ENDM

SET MACRO MSG
    MOV AH,09H
    LEA DX,MSG
    INT 21H
ENDM

.DATA

CR EQU 0DH
LF EQU 0AH
ARR DW 100h,16Fh,191h,10Fh,120h
MSG1 DB CR,LF,"Array of 16 bit hexadecimal: 100h,16Fh,191h,10Fh,120h$"
MSG2 DB CR,LF,"E=EVEN  O=ODD$"

NUMERALEVEN DB CR,LF,"E$"
NUMERALODD DB CR,LF,"O$"

COUNT EQU 5H

DATA ENDS

.CODE
ASSUME CS:CODE,DS:DATA

START:
    MOV AX,DATA
    MOV DS,AX

    SET MSG1
    SET MSG2

    MOV SI,OFFSET ARR
    MOV CL,COUNT
    MOV AX,[SI]

    MOV DX,0000

CHECK:
    MOV DX,0000
    MOV BH,00
    MOV BL,02H    ;divide by 2
    DIV BX

    CMP DX,0      ;checks if there is a remainder by comparing the remainder to 0
    JE EVEN
    JNE ODD

EVEN:
    SET NUMERALEVEN

    MOV DX,00
    DEC CL

```

|    |  |
|----|--|
|    | <pre> MOV AX,[SI+1] MOV [SI],AX  CMP CL,0 JNZ CHECK  ODD: SET NUMERALODD  DEC CL  MOV AX,00 MOV AX,[SI+1] MOV [SI],AX  CMP CL,0 JNZ CHECK  CODE ENDS END START </pre>  |
| 17 | <p>Design 8086 system based on the following specifications</p> <ol style="list-style-type: none"> <li>1. 16Kb ROM using 8 Kb chips</li> <li>2. Minimum mode</li> <li>3. 5Mhz clock</li> </ol>   |
| 18 | Explain protection mechanism of 80386 with diagram.  |
| 19 | Explain memory segmentation in 8086 with neat diagram.   |
| 20 | Draw timing diagram of memory read operation in minimum mode.  |
| 21 | Explain programmer's model of 8086 microprocessor.   |
| 22 | Explain BSR mode of 8255.  |
| 23 | Explain Branch Prediction logic with neat diagram.   |
| 24 | With neat diagram explain Net burst micro architecture of Pentium 4  |
| 25 | Explain with neat diagram architecture of 80386 microprocessor.  |
| 26 | <p>Design 8086 microprocessor based system working in minimum mode with the following specifications.</p> <p>I) 8086 microprocessor working at 8 MHz.<br/> II) 16 KB EPROM using 8K devices.</p> <p>Clearly show memory map with address range. Draw a neat schematic.</p>                                   |
| 27 | <p>Write an 8086 assembly language program to print content of flag register.</p> <pre> Data Segment msg db 0dh,0ah,"-- -- -- -- OF DF IF TF SF ZF -- AF -- PF -- CF \$" newl db 0dh,0ah,"\$" flag dw ? Data ends Code Segment assume CS:Code,DS:Data start: mov ax,Data mov DS,ax  mov dx,offset msg </pre> |

```
mov ah,09h
int 21h
```

```
mov dx,offset newl
mov ah,09h
int 21h
```

```
cli
stc
std
```

```
pushf
```

```
pop bx
```

```
mov flag,bx
```

```
mov cx,16
mov bx,8000h
```

```
loops:
mov ax,flag
and ax,bx
jz zero
mov dl,31h
mov ah,02h
int 21h
jmp space
```

```
zero: mov dl,30h
mov ah,02h
int 21h
```

```
space: mov dl,' '
mov ah,02h
int 21h
```

```
mov ah,02h
int 21h
ror bx,1
```

```
loop loops
```

```
mov ah,4ch
int 21h
Code ends
end start
```

### **output:-**

OUTPUT before using CLI,STC,STD:

```
C:\TASM\BIN>tasm flags.asm
Turbo Assembler Version 4.1 Copyright (c) 1988, 1996 Borland
International
```

```
Assembling file: flags.asm
Error messages: None
Warning messages: None
Passes: 1
Remaining memory: 453k
```

```
C:\TASM\BIN>tlink flags.obj
Turbo Link  Version 7.1.30.1. Copyright (c) 1987, 1996 Borland
International
Warning: No stack
```

```
C:\TASM\BIN>flags
```

```
-- -- -- -- OF DF IF TF SF ZF -- AF -- PF -- CF
0  0  1  1  0  0  1  0  0  0  0  0  0  0  1  0
OUTPUT after using CLI,STC,STD:
```

```
C:\TASM\BIN>tasm flags.asm
Turbo Assembler  Version 4.1  Copyright (c) 1988, 1996 Borland
International
```

```
Assembling file:   flags.asm
Error messages:    None
Warning messages:  None
Passes:            1
Remaining memory:  453k
```

```
C:\TASM\BIN>tlink flags.obj
Turbo Link  Version 7.1.30.1. Copyright (c) 1987, 1996 Borland
International
Warning: No stack
```

```
C:\TASM\BIN>flags
```

```
-- -- -- -- OF DF IF TF SF ZF -- AF -- PF -- CF
0  0  1  1  0  1  0  0  0  0  0  0  0  0  1  1
-----
```