



	TABLE OF CONTENTS
PAGE	DESCRIPTION
1	TITLE PAGE
2	SYSTEM
3	BANK14_15_34_35_16
4	SRAM_AUDIO
5	IO
6	DISPLAY_UART_BT
7	FPGA_POWER
8	POWER



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



TITLE: 					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:1 OF 11
RELEASED:		E - ELEMENTS			







Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master Serial	000	x1	Output
Master SPI	001	x1, x2, x4	Output
Master BPI	010	x8, x16	Output
Master SelectMAP	100	x8, x16	Output
JTAG	101	x1	Not Applicable
Slave SelectMAP	110	x8, x16, x32 ⁽¹⁾	Input
Slave Serial ⁽²⁾	111	x1	Input







TITLE:					SYSTEM				
Design :		DRAWING NO:							
CHECKED:									
STANDARDIZED:		VERSION:	SIZE: A3		SCALE:		SHEET:2 OF 11		
RELEASED:		E-ELEMENTS							

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:









TITLE: BANK_14_15					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:3 OF 11
RELEASED:		E - ELEMENTS			

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:







TITLE: BANK_34_35					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:4 OF 11
RELEASED:		E - ELEMENTS			


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:




TITLE: SRAM_AUDIO					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:5 OF 11
RELEASED:		E-ELEMENTS			





REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:





TITLE:						IO					
Design :			DRAWING NO:								
CHECKED:											
STANDARDIZED:			VERSION:		SIZE: A3		SCALE:		SHEET:6 OF 11		
RELEASED:			E-ELEMENTS								



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



BUZZER






TITLE: CH395_126*64					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:7 OF 11
RELEASED:		E-ELEMENTS			


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

TITLE: USB_JTAG					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:8 OF 11
RELEASED:		E - ELEMENTS			


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:







TITLE: DISPLAY_UART_BT					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:9 OF 11
RELEASED:		E-ELEMENTS			



U1-H
XC7A15TCSG324







U1-G
XC7A15TCSG324





REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

TITLE: FPGA_POWER					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:10 OF 11
RELEASED:		E - ELEMENTS			



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



TITLE: POWER					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:11 OF 11
RELEASED:		E - ELEMENTS			