n -		_	_	4
Ra	m	റ	ς	1

Single Cycle (MIPS Processor) CPU Anthony Ramos Professor Isidor Gertner CSC343/342

Spring 2021

Contents

Objective	3
Introduction	4
R-Type Instructions	4
I-Type Instructions	4
J-Type Instructions	5
Design Breakdown	6
The CPU Control Unit (Abstract View)	6
Control Signal Definitions	7
Summary of Control Signals	8
Identifying R-Type, I-Type, and J-Type Instructions	9
Design Summary	10
CPU Components (VHDL)	11
Control Unit	11
Program Counter (PC) Register	13
Instruction Memory	14
Sign-Zero Extender	15
Adder	16
Register File (3 Ported)	17
Arithmetic Logic Unit (ALU)	18
Data Memory	20
2-to-1 (32-Bit) Multiplexers	21
Quartus Design and Testing	23
Quartus Designs	23
Pre-Simulation	24
ModelSim Simulation	25
Design Pitfalls	26
Conclusion	27

Objective

The objective of this lab is to realize a Single Cycle MIPS processor. It will be capable of executing the MIPS instructions defined in table 1 below.

Instruction	Mnemonic	Format	Operation
Add	add	R	R[rd] = R[rs] + R[rt]
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm
Add Immediate Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]
Subtract	sub	R	R[rd] = R[rs] - R[rt]
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]
Multiply	mult	R	R[rd] = R[rs] * R[rt]
Divide	div	R	R[rd] = R[rs] / R[rt]
And	and	R	R[rd] = R[rs] & R[rt]
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm
Nor	nor	R	$R[rd] = \sim (R[rs] R[rt])$
Or Immediate	ori	I	R[rt] = R[rs] ZeroExtImm
Shift Left	sll	R	$R[rd] = R[rs] \ll shamt$
Shift Right	srl	R	$R[rd] = R[rs] \gg shamt$
Shift Right Arithmetic	sra	R	R[rd] = R[rs] >>> shamt
Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]
Load Word	lw	I	R[rt] = M[R[rs]+SignExtImm]
Branch if Equal	beq	I	PC = PC+4+[SignExtImm,2b00]
_			If R[rs] == R[rt]
Branch if Not Equal	bne	Ι	PC = PC+4+[SignExtImm,2b00] If R[rs] != R[rt]
Jump	j	J	PC += JumpAddress << 2

Table 1: Executable instructions of the Single Cycle MIPS processor

Introduction

The workings of a Single Cycle CPU is rather simple in design. In such a CPU, just one instruction is executed per cycle – hence the name. To better understand the CPU design, we must first understand the MIPS instructions that will be implemented. Namely, there are three types of instructions that will need to be implemented: R, I, and J type instructions. They each formatted and defined differently.

R-Type Instructions

Let's first consider the format of *R-Type* instructions which are divided into six fields:




Figure 1: Structure of a *R-Type* instruction

Where the Opcode is 0b000000 for all R-type instructions. Rs, Rt, and Rt fields are the indices (i.e., addresses) of the two source and destination registers respectively. The Shamt field specifies the amount of bits to shift the contents of a register (applies only to shift instructions sll, srl, and sra). Lastly, the Funct field distinguishes among the R-Type instructions. In this lab, we are implementing 11 R-Type instructions.

I-Type Instructions

Let's now consider *I-Type* instructions which is divided into four fields:




Figure 2: Structure of a *I-Type* instruction

Where the Opcode distinguishes among the I-Type instructions. Rs and Rt are again source indices (i.e., addresses) of two source registers. Lastly, the last 16-Bits are called the immediate and is either zero extended or sign extended to a 32-Bit value depending on the operation (See Table 1). In this lab, we are implementing 8 I-Type instructions.

J-Type Instructions

Lastly, we will examine the J-Type instruction format which is comprised of only two fields: An opcode field to distinguish between the four types of Jump instructions (j, jal, jalr, and jr) and the 26-Bit jump target index. However, we are only concerned with the j jump instruction.




Figure 3: Structure of a *J-Type* instruction

To incorporate the jump instruction into the CPU design, we require a 32-bit address but initially given a 26-Bit target address. The 26-Bit jump target index must be shifted 2 bits to the left (i.e., add 00 to be the lower bits). This will result in a 28-bits index. Next, the upper four bits of next instruction address (i.e. PC + 4) become the high order bits of the jump address which results in a 32-Bit address as shown in figure 4 below.

PC+4	Target Address	00
4-Bits	26-Bits	2-Bits

Figure 4: Structure of 32-Bit Target Address instruction

Design Breakdown

Having understood the breakdown of the instruction types that will be implemented, we must now consider *how* each instruction will be implemented. It can be inferred that due to the different types of instruction formats, not all instructions will be handled the same way. Hence, we require some mechanism to organize and control the data paths for each instruction.

The CPU Control Unit (Abstract View)

A control unit will be required to manage *control signals* in order to define the data paths for all the instructions defined in table 1. An abstract view of the control unit is shown in figure 5 below. In addition to defining a data path for a given instruction, the control signals serve as inputs to various multiplexers used throughout the CPU to enforce the data path. This aspect will be discussed in more detail later.




Figure 5: Abstract view of CPU controller

Control Signal Definitions

There are 9 control signals in total that need to be set accordingly. Not all instructions however, need all 9 control signals to be defined. Table 2 shows the meaning of eight of these control signals when they are asserted (i.e., 1) and disserted (i.e., 0).

Signal	Value = 0	Value = 1
Branch	$PC \leq PC + 4$	PC <= PC + 4 + {SignExt(Imm), <<2}
ALUSrc	Operand 2 <= BusB	Operand 2 <= SignExt(Imm)
ExtOP	Zero extend	Sign extend
RegWr	No write	The register on the <i>BusW</i> input is
		written with the value on the Write
		data input
RegDst	ALUResult <= Rt	ALUResult <= Rd
MemWr	No write	Write to memory
MemRd	No Read	Read from memory
MemtoReg	The value fed to the register <i>BusW</i>	The value fed to the register <i>BusW</i>
	input comes from the ALU	input comes from the Data Memory
Jump	No Jump	Jump to target address

Table 2: Meaning of control signals

The ALUCtrl control signal is the ninth signal and is a 4-Bit vector that serves as an input to the Arithmetic Logic Unit (ALU) to perform the necessary arithmetic operation. Table 3 below summarizes all 20 instructions with their corresponding ALUCtrl value. Note that the jump instruction is the only instruction that does not depend on the ALUCtrl signal.

ALUCtrl	Operation							
0000	add/addi/addu/addiu/sw/lw							
0001	sub/subu/beq/bne							
0010	mult							
0011	div							
0100	and/andi							
0101	ori							
0110	nor							
0111	sll							
1000	srl							
1001	sra							

Table 3: Summary of ALU operations

Summary of Control Signals

Table 4 below summarizes the data paths (i.e., the control signal configurations) of every instruction that is to be implemented. For simplicity, R-Type, I-Type, Memory Access, Branch, and Jump instructions are in blue, purple, green, orange, and amber respectively. The setting of control lines is completely determined by the Opcode field if a 32-Bit instruction. For example, the instructions in blue are R-Type and all have the same control signal values.

Operation	Branch	ALUSrc	ExtOP	RegWr	RegDst	MemWr	MemRd	MemtoReg	ALUCtrl	Jump
Add	0	0	X	1	1	0	0	0	0000	0
Addu	0	0	X	1	1	0	0	0	0000	0
Addi	0	1	1	1	0	0	0	0	0000	0
Addiu	0	1	1	1	0	0	0	0	0000	0
Sub	0	0	X	1	1	0	0	0	0001	0
Subu	0	0	X	1	1	0	0	0	0001	0
Mul	0	0	X	1	1	0	0	0	0010	0
Div	0	0	X	1	1	0	0	0	0011	0
And	0	0	X	1	1	0	0	0	0100	0
Andi	0	1	0	1	0	0	0	0	0100	0
Ori	0	1	0	1	0	0	0	0	0101	0
Nor	0	0	X	1	1	0	0	0	0110	0
Sll	0	0	X	1	1	0	0	0	0111	0
Srl	0	0	X	1	1	0	0	0	1000	0
Sra	0	0	X	1	1	0	0	0	1001	0
Lw	0	1	1	1	0	0	1	1	0000	0
Sw	0	1	1	0	X	1	0	X	0000	0
BEQ	1	0	1	0	X	0	0	X	0001	0
BNE	1	0	1	0	X	0	0	X	0001	0
Jump	0	X	X	0	X	0	0	X	XXXX	1

Table 4: Summary of control signals

Identifying R-Type, I-Type, and J-Type Instructions

The R-Type instructions are defined by the same opcode field "000000". For this reason, we require another mechanism to distinguish between each R-Type instruction. This can be achieved by utilizing the 6-Bit funct field of the 32-Bit instruction.

R-Type Instruction	Funct Field
add	100000
addu	100001
sub	100010
subu	100011
mul	011000
div	011010
and	100100
nor	100111
sll	000000
srl	000010
sra	000011

Table 5: Summary of funct codes for R-type instructions

Table 6 summarizes the opcode field values and corresponding instructions.

Instruction	Opcode
addi	001000
addiu	001001
andi	001100
ori	001101
lw	100011
sw	101011
beq	000100
bne	000101
j	000010

Table 5: Summary of opcodes for I-type and J-type instructions

Design Summary

Considering all details discussed so far, the intended design to be realized utilizing Quartus Prime software and VHDL is shown in figure 6 below.




Figure 6: VHDL implementation of Control Unit

CPU Components (VHDL)

Next, we discuss the remaining necessary components to implement the Single Cycle MIPS Processor CPU. We begin with the VHDL implementation of the control unit as previously discussed.

Control Unit

```
entity Ramos_Control_Unit is
port(
    Opcode : in std_logic_vector(5 downto 0); -- 6 Bit Opcode from 32 Bit instruction
    Funct : in std_logic_vector(5 downto 0); -- 6 Bit function field
    -- Control Signals
    ExtOp : out std_logic;
    ALUCtrl: out std_logic,
    RegWr : out std_logic;
    RegBst : out std_logic; -- 0 => Rt ; 1 => Rd
    ALUSrc : out std_logic; -- 0 => BusB ; 1 => ImmExt
    MemToReg : out std_logic;
    MemWr : out std_logic;
    Branch : out std_logic;
    Jump : out std_logic;
    Jump : out std_logic;
    Jump : out std_logic;
}
 end Ramos_Control_Unit;
 architecture arch of Ramos_Control_Unit is
    signal ALUOp : std_logic_vector(2 downto 0); -- ALU Op (used to detemine ALUCtrl)
    begin
```

```
when "001101" => -- ori
ALUOp <= "100"; --
EXTOP <= '0'; -- 0
MemWr <= '0'; -- 0
MemWr <= '0'; -- 0
MemWr <= '1'; -- 1
RegWr <= '1'; -- 1
RegWr <= '1'; -- 1
RegWr <= '0'; -- 0
Branch <= '0'; -- 0
Jump <= '0'; -- 0
Mem "00100" => -- beq
ALUOp <= "101"; -- 1
MemWr <= '0'; -- 0
MemToReg <= '0'; -- X
ALUSFC <= '0'; -- 0
RegWr <= '0'; -- 0
Mem ToReg <= '0'; -- X
ALUSFC <= '0'; -- 0
RegWr <= '0'; -- 0
Mem "000101" => -- bne
ALUOp <= "101"; -- 1
Jump <= '0'; -- 0
RegWr <= '0'; -- 0
MemToReg <= '0'; -- X
ALUSFC <= '0'; -- X
MemWr <= '0'; -- 0
RegWr <= '2';
             end case;
end process;
end process;
```

Figure 7: VHDL implementation of CPU control signal

Program Counter (PC) Register

The first component is the Program Counter (PC) register which is part of a larger component known as a Next Address Logic (NAL) unit or a Fetch unit. The sole purpose of the PC register is to update the value of the program counter (i.e., the address of the next instruction) at the *rising edge* of the clock signal. The output will be fed into the *instruction memory* component to select the next appropriate instruction to be executed.




Figure 8a: Program Counter (PC) register symbol

Figure 8b: VHDL implementation of PC register

Instruction Memory

The instruction memory component will store the machine code instructions of some program to be executed. This component has a memory size of 128 bytes with instruction size of 32-Bits. The instruction to be executed will be determined by the 32-Bit address obtained from the PC register. The selected instruction will then be decoded into the necessary fields as shown in figure 9. These fields will serve as inputs to several other components in the CPU. Note that only one instruction is executed per clock cycle.




Figure 9a: Instruction Memory block symbol

Figure 9b: VHDL implementation of Instruction Memory

Sign-Zero Extender

The Sign-Zero Extender component is solely responsible for extending a 16-Bit immediate to a 32-Bit immediate. There are two possible extensions that can occur which is dependent on the Extop control signal whose behavior is defined in table 2 above.




Figure 10a: Sign-Zero Extender block symbol

Figure 10b: VHDL implementation of Sign-Zero Extender

Adder

The adder component is used to compute the new program counter value (i.e., the address of the next instruction). We require an additional adder to compute the address of a label if a branch or jump is to be taken. Figures 11a and 11b show the block symbol and VHDL code for this component using LPM modules.




Figure 11a: Adder component

```
ENTITY Ramos_Adder IS
   PORT
                 : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
                 : IN STD_LOGIC_VECTOR (31 DOWNTO 0)
       datab
                     : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
       result
END Ramos_Adder;
ARCHITECTURE SYN OF ramos_adder IS
   SIGNAL sub_wire0 : STD_LOGIC_VECTOR (31 DOWNTO 0);
   COMPONENT lpm_add_sub
   GENERIC (
lpm_direction
                            : STRING;
                   : STRING;
       lpm_hint
       lpm_representation
                                   : STRING;
       1pm_type
                   : STRING;
       lpm_width
                        NATURAL
          dataa : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
          datab : IN STD_LOGIC_VECTOR (31 DOWNTO 0)
                     : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
   ÉND COMPONENT;
BEGIN
   result
               <= sub_wire0(31 DOWNTO 0);
   LPM_ADD_SUB_component : LPM_ADD_SUB
   GENERIC MAP
       lpm_direction => "ADD"
       lpm_direction => "ADD",
lpm_hint => "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO",
lpm_representation => "UNSIGNED",
lpm_type => "LPM_ADD_SUB",
       1pm_width => 32
   PORT MAP (
       dataa => dataa,
       datab => datab,
       result => sub_wire0
   );
```

Figure 11b: VHDL implementation of LPM Adder

Register File (3 Ported)

The 3 ported Register File is a storage element that consists of three 5-bit registers (two read and one write). Read Registers Ra and Rb are source registers while write register Rw is a destination register. The outputs are Buses A and B, which serve as inputs (i.e., operands) to the Arithmetic Logic Unit (ALU). Bus W serves as an input to the register file itself which contains 32-Bit data to be written to some register. The behavioral of the control signal RegWr is defined in table 2.




Figure 12a: 3-Ported Register File block symbol

Figure 12b: VHDL implementation 3-Ported Register File

Arithmetic Logic Unit (ALU)

The ALU will perform the appropriate arithmetic operation depending on the value of the ALUCtrl signal. Namely, it is able to perform the operations defined in table 3. The inputs to the ALU are 32-Bit operands. The outputs of the ALU are two 32-bit upper and lower result registers. This was done to compensate for how the results of multiplication and division operations are stored in two 32-Bit *Hi* and *Lo* registers. In addition, overflow, negative, zero, and carry out flags are outputs and relevant only to addition/subtraction operations.




Figure 13a: ALU block symbol

Figure 13b: VHDL implementation of ALU

Figure 13c: ALU Components Package

Data Memory

The Data Memory component allows for the reading and writing data to/from memory. This component has a 64-Bit memory size and data word size of 32-Bits. The 32-bit *Address* input is the memory location (i.e., address) to be selected. The *Data In* input, stores the data to be written if the control signal MemWr is asserted and the clock is at the rising edge. If MemRd is asserted, then we read from memory (i.e., the value stored in *Data Out*).




Figure 14a: Data Memory block symbol

Figure 14b: VHDL implementation of Data Memory

2-to-1 (32-Bit) Multiplexers

Lastly, multiple 2 to 1 multiplexers will be utilized throughout the CPU. They will help control the flow of the data path. Namely, we require 4 32-Bit and 1 5-Bit multiplexers.




Figure 15a: 2 to 1 Multiplexer block symbol

```
entity Ramos_2to1_Mux is
   port ( D0, D1 : in STD_LOGIC_VECTOR(31 downto 0);
    SEL : in STD_LOGIC;
    OUT1 : out STD_LOGIC_VECTOR(31 downto 0));
end Ramos_2to1_Mux;
architecture behavioral of Ramos_2to1_Mux is
                                                         AND SEL);
   0UT1(0) <=
                 (D0(0)
                         AND
                               (NOT
                                     SEL))
                                                (D1(0)
   OUT1(1)
                 (D0(1)
                          AND
                               (NOT
                                     SEL))
                                            OR
                                                (D1(1)
                                                         AND
   OUT1(2)
                 (D0(2)
                          AND
                               (NOT
                                     SEL))
                                            OR
                                                (D1(2)
                                                         AND
   OUT1(3)
                 (D0(3)
                          AND
                               (NOT
                                     SEL))
                                            OR
                                                (D1(3)
                                                         AND
                                     SEL))
SEL))
   OUT1(4)
                                                (D1(4)
                 (D0(4)
                          AND
                               (NOT
                                            OR
                                                         AND
                                                              SEL)
             <=
   OUT1(5)
                 (DO(5
                          AND
                               (NOT
                                            OR
                                                (D1(5)
                                                         AND
                                                              SEL)
                                     SEL)) OR
SEL)) OR
                 (DO (
   OUT1(6)
                          AND
                                                         AND
                               (NOT
                                                (D1(6))
                                                              SEL)
   OUT1()
                 (D0(
                          AND
                               (NOT
                                                (D1(7)
                                                         AND
                               (NOT
   OUT1(8)
                 (D0(
                          AND
                                     SEL))
                                            OR
                                                (D1(8)
                                                         AND
   OUT1(9)
                 (D0(
                          AND
                               (NOT
                                     SEL))
                                            OR
                                                (D1(9))
   00T1(10)
                  (D0(1
                         0)
                            AND
                                 (NOT
                                       SEL)) OR
                                                   (D1(10)
   OUT1(11)
                   (D0(1
                            AND
                                        SEL))
                                                   (D1(11)
                                                                  SEL)
   0UT1(1
                  (D0(1
                                        SEL)) OR
               <=
                            AND
                                                   (D1(12)
                                                             AND
                                                                 SEL)
                                       SEL)) OR
SEL)) OR
   0UT1(1
                   (D0(1
                            AND
                                  (NOT
                                                   (D1(13)
                                                             AND
                                                                  SEL'
               <=
                            AND
   OUT1(1
                  (D0(1)
                                                   (D1(14)
                                                             AND
              <=
                                  (NOT
                                                                 SEL)
                  (D0(1
                                       SEL))
SEL))
                            AND
                                              OR
   OUT1 (1
               <=
                                  (NOT
                                                   (D1(15)
                                                             AND
                                                                  SEL)
                                              OR
   OUT1 (1
               <=
                   (D0(1
                            AND
                                  (NOT
                                                   (D1(16)
                                                             AND
                                                                  SEL'
   OUT1(
                   (D0(
                            AND
                                  (NOT
                                        SEL))
                                               OR
                                                   (D1(1
                                                             AND
                                                                  SEL
   OUT1(1
                   (D0(
                            AND
                                  (NOT
                                        SEL))
                                               OR
                                                   (D1(1
                                                             AND
                                                                  SEL
   OUT1(
                  (DO(
                            AND
                                  (NOT
                                        SEL))
                                                   (D1 (1
                                                             AND
                                                                  SEL)
                   (D0(
                                        SEL))
   OUT1()
                            AND
                                  (NOT
                                               OR
                                                   (D1(2
                                                             AND
                                                                  SEL)
               <=
                                        SEL))
   OUT1
                  (D0(
                            AND
                                  (NOT
                                               OR
                                                   (D1 (Z
                                                             AND
                                                                  SEL
               <=
                   (D0(
   0UT1(
               <=
                            AND
                                  (NOT
                                       SEL))
                                               OR
                                                   (D1(
                                                             AND
                                                                  SEL'
   OUT1()
                   (D0)
                            AND
                                              OR
                                                             AND
                                                                  SEL'
               <=
                                  (NOT
                                                   (D1()
                   (D0(
                            AND
   OUT1(
               <=
                                  (NOT
                                       SEL))
                                              OR
                                                   (D1(2
                                                             AND
                                                                 SEL)
                                        SEL))
   OUT1()
                   (D0)
                            AND
                                  (NOT
                                               OR
                                                   (D1()
                                                             AND
                                                                  SEL'
   OUT1(2
                   (D0(
                            AND
                                  (NOT
                                       SEL))
                                               OR
                                                   (D1(2
                                                             AND
                                                                 SEL)
   OUT1()
                   (D0(
                            AND
                                  (NOT
                                        SEL))
                                               OR
                                                   (D1 (Z
                                                             AND
                                                                  SEL)
   OUT1(2
                  (DO(
                            AND
                                 (NOT
                                       SEL)) OR
                                                   (D1(2)
                                                             AND
                                                                 SEL);
                                       SEL)) OR
SEL)) OR
   OUT1(2
                  (D0)
                            AND
                                 (NOT
                                                   (D1(29))
                                                             AND
                                                                 SEL)
               <=
                            AND
                                 (NOT
                                                   (D1(30))
                  (D0(3)
                                                             AND SEL)
                  (D0(31) AND (NOT SEL)) OR
   OUT1(31)
                                                   (D1(31)
end behavioral;
```

Figure 15b: VHDL implementation of 2 to 1 Multiplexer (32-Bit)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Ramos_2to1_Mux_5Bit is
   port ( D0, D1 : in STD_LOGIC_VECTOR(4 downto 0);
           SEL
                     in STD_LOGIC;
                    : out STD_LOGIC_VECTOR(4 downto 0));
           OUT1
end Ramos_2to1_Mux_5Bit;
architecture behavioral of Ramos_2to1_Mux_5Bit is
begin
   OUT1(0) \leftarrow (D0(0) AND (NOT SEL)) OR (D1(0) AND SEL);
   OUT1(1) \leftarrow (D0(1) AND (NOT SEL)) OR (D1(1) AND SEL);
   OUT1(2) \leftarrow (D0(2) AND (NOT SEL)) OR (D1(2) AND SEL);
   OUT1(3) \leftarrow (D0(3) \text{ AND (NOT SEL)) OR (D1(3) AND SEL)};
   OUT1(4) \leftarrow (D0(4) \text{ AND (NOT SEL))} OR (D1(4) \text{ AND SEL)};
end behavioral;
```

Figure 15c: VHDL implementation of 2 to 1 Multiplexer (5-Bit)

Quartus Design and Testing

Quartus Designs

The Single Cycle (MIPS Processor) CPU was realized in two ways. One implementation involved creating schematic blocks for each individual component and connecting each component accordingly as designed in figure 6 above which can then generate the VHDL code automatically (not shown due to length).




Figure 16a: Quartus Implementation of Single Cycle (MIPS Processor) CPU

The second implementation involved manually writing the VHDL code and connecting components utilizing *port maps* as shown in figure 16b. The logic is fundamentally the same as the design above.

```
entity Ramoc_CPU is port(
Clock: in std_logic_vector(6 downto 0) -- 64-8it ALU Result|
); end Ramoc_CPU;
architecture arch of Ramoc_CPU;
architecture arch of Ramoc_CPU;
architecture arch of Ramoc_CPU;
std_logic_vector(3 downto 0);
std_logic_vector(4 downto 0);
std_logic_vector(4 downto 0);
std_logic_vector(5 downto 0);
std_logic_vecto
```

Figure 16d: Single Cycle (MIPS Processor) CPU VHDL Implementation

Pre-Simulation

Prior to simulating the Single Cycle (MIPS) Processor, some machine instructions are required. To obtain these machine instructions, we require a MIPS assembly program. Hence, a program, or multiple programs, can be written in MARS simulator such that each instruction can be implemented. We begin with a simple program to compute some simple arithmetic, execute an if-else statement (via beq/bne), and perform a jump. Figures 17a and 17b show the assembly code and machine instructions of a simple MIPS test.

```
# MTPS Test Program #1
.text
addi $s0, $zero, 7
addi $s1, $zero, 10
addu $s2, $s1, $s0 # $s2 = $s1 + $s0
subu $s3, $s0, $s1 # $s3 = $s0 - $s1
beq $s0, $s3, Else # If equal, go to label Else, If $s0 = $s3, execute lines 8 and 9.
mult $s1, $s0 # $s1 * $s0
j L1 # Jump to label L1 unconditionally
Else:
div $s1, $s0 # $s1 / $s0

L1:
addu $s0, $s2, $s0
```

Figure 17a: MIPS assembly test program

Te:	Text Segment										
Bkpt	Address	Code	Basic	Source							
	0x00400000	0x20100007	addi \$16,\$0,0x00000007	3: addi \$s0, \$zero, 7							
	0x00400004	0x2011000a	addi \$17,\$0,0x0000000a	4: addi \$sl, \$zero, 10							
	0x00400008	0x02309021	addu \$18,\$17,\$16	5: addu \$s2, \$s1, \$s0 # \$s2 = \$s1 + \$s0							
	0x0040000c	0x02119823	subu \$19,\$16,\$17	6: subu \$33, \$50, \$51 # \$53 = \$50 - \$51							
	0x00400010	0x12130002	beq \$16,\$19,0x00000002	7: beq \$s0, \$s3, Else # If equal, go to label Else, If \$s0 = \$s3, execute lines 8 and 9.							
	0x00400014	0x02300018	mult \$17,\$16	8: mult \$s1, \$s0 # \$s1 * \$s0							
	0x00400018	0x08100008	j 0x00400020	9: j Ll # Jump to label Ll unconditionally							
	0x0040001c	0x0230001a	div \$17,\$16	ll: div \$s1, \$s0 # \$s1 / \$s0							
	0x00400020	0x02508021	addu \$16,\$18,\$16	14: addu \$s0, \$s2, \$s0							

Figure 17b: Machine Instructions MIPS assembly test program

The machine instructions are then preloaded into the *Instruction Memory* component as shown in figure 18. Utilizing a memory array of size 128-Bytes, each machine instruction is defined at a 32-Bit address starting at 0 and spaced out by 4-Bytes.

```
-- Machine code for MIPS program begins here
-- Each address is incremented by 4
mem_array(0) <= X"20100007"; -- addu $s0, $zero, 7
mem_array(4) <= X"2011000A"; -- addu $s1, $zero, 10
mem_array(8) <= X"02309021"; -- addu $s2, $s1, $s0
mem_array(12) <= X"02119823"; -- subu $s3, $s0, $s1
mem_array(16) <= X"12130002"; -- beq $s0, $s3, L2
mem_array(20) <= X"02300018"; -- mult $s1, $s0
mem_array(24) <= X"08100008"; -- j L1
mem_array(28) <= X"0230001A"; -- div $s1, $s0
mem_array(32) <= X"02508021"; -- addu, $s0, $s2, $s0
-- Machine code for MIPS program ends here
```

Figure 18: Loading MIPS Machine Instructions onto Instruction Memory

ModelSim Simulation

At the start of the simulation show in figure 19a, the address of the first instruction (i.e., 0x00000000), is loaded in signal CurrAddr. The first expected instruction to be fetched has machine code 0x20100007. At each instruction fetch, the selected instruction is then decoded to define the necessary field values (in blue). Next, the control signals (in yellow) are set accordingly depending on the opcode value and funct value (for R-Type instructions only) to set the data path. The values of the two operands are defined and the operation defined by the ALUCtrl signal is performed. The result is stored onto two 32-Bit high and low registers and outputted as a 64-Bit resultant (in red). Once an instruction is fully executed, we must fetch the next instruction (in orange) for execution. There are always three possible values for the address of the next instruction: The current address incremented by 4, the branch address, and the jump address. This entire process occurs in just one clock cycle per instruction.

	Msgs																	_
	0																	
/ramos_cpu/CurrAddr	00000020	00000000		00000004		80000000		0000000C		00000010		00000014		00000018		00000020		
/ramos cpu/Result		(0000000000	000007		10000000000	0000A	10000000000	000011	100000000FFF	FFFFD	I00000000FF			000046	10000000000	00000	10000000000	0000
		001000					000000				000100		000000		000010		000000	
/ramos_cpu/Rt		10000			10001		10000		10001		10011		10000					
/ramos_cpu/Rs		00000					10001		10000				10001		00000		10010	
/ramos_cpu/Rd		00000					10010		10011		00000						10000	
	100001	000111			001010		100001		100011		000010		011000		001000		100001	
	00000	00000																
/ramos cpu/Immediate	1000000000100001	(0000000000	000111		10000000000	01010	1001000000	100001	1001100000	00011	10000000000	000010	10000000000	11000	10000000000	001000	1000000000	0100
/ramos_cpu/ExtOp	0	T.																т
	1									,								т
/ramos_cpu/RegDst	1																	т
/ramos_cpu/ALUSrc	0)								
/ramos_cpu/MemWr	0																	٠
/ramos_cpu/MemToReg	0																	٠
/ramos_cpu/Branch	0																	н
/ramos_cpu/Jump	0																	м
/ramos_cpu/PCSrc	0																	м
/ramos_cpu/ALUCtrl	0000	(0000							10001		10001		0010		0100		10000	
/ramos_cpu/Operand1	00000011	(00000000					I 0000000A		100000007						00000000		100000011	
/ramos_cpu/Operand2	00000007	00000007			0000000A		00000007		0000000A								00000007	
/ramos_cpu/ALUResultU		(00000000																
/ramos_cpu/ALUResultL	00000018	00000007			10000000A		100000011		TFFFFFFD		TFFFFFFD		100000046		100000000		100000018	ī
/ramos_cpu/V_FLAG	0				Ī								i .					
/ramos cpu/Z FLAG	0																	н
/ramos_cpu/N_FLAG	0					1												н
/ramos_cpu/Cout	o)								1
/ramos_cpu/Rw	10000	10000			10001		10010		10011		10011		00000		10000			
/ramos_cpu/BusW	00000018	00000007			10000000A		00000011		FFFFFFFD		FFFFFFD		00000046		00000000		00000018	
/ramos_cpu/MemDataOut			uuuuuu															Т
/ramos_cpu/ImmExt	00000018	00000007					00009021				00000002		00000018					۰
/ramos cpu/ImmExtShift		0000001C					00024084				00000008		00000060					
/ramos_cpu/Addr1	00000024		00000004		00000008		[0000000C		00000010		00000014		00000018		0000001C		00000024	
/ramos_cpu/Addr2	00000084		00000020		00000024		00024090	_	00024094		0000001C		00000078		0000007C		00000084	
/ramos_cpu/JumpAddr	09420084	X040001C	0040001C		00440028		08C24084		0846608C		084C0008		08C00060		00400020		09420084	
/ramos_cpu/NxtAddr	00000024		00000004		00000008		10000000C		100000010		100000014		00000018		00400020		100000024	

Figure 19a: ModelSim Simulation Waveforms of MIPS program of figure 17a

The simulation results can be verified by executing the program shown in figure 17a in MARS simulator. Figure 19b shows the values of the registers throughout the program. From this, the correctness of the simulation above can be verified.

\$80	16	0x00000007
\$sl	17	0x0000000a
\$82	18	0x00000011
\$83	19	0xffffffd
hi		0x00000000
10		0x00000046
\$80	16	0x00000018

Figure 19b: Register values throughout the program

Design Pitfalls

It should be stated that some instructions could not be correctly verified. Namely, difficulties arose when testing the 1w and sw instructions. Furthermore, while the bitwise operations where not discussed, they were tested and verified in previous labs. They are shown in figures 20a to 20.




Figure 20a: Simulation of bitwise AND



Figure 20b: Simulation of bitwise OR



Figure 20c: Simulation of bitwise sll operation




Figure 20d: Simulation of bitwise srl operation

Conclusion

Despite its simplicity and ease of design, the Single Cycle CPU is not desired in today's world of processors. This is because, its biggest demerit is its overall inefficiency. Namely since the clock cycle (i.e, the execution time) is solely determined by the time it takes to execute the longest instruction. In terms of this design, the longest instruction is the load word instruction as its data path passes through five components in the CPU: Instruction Memory \rightarrow Register File \rightarrow ALU \rightarrow Data Memory \rightarrow Register File. While we cannot reduce the execution time of an instruction, but we can increase the overall *throughput* by implementing a so called "Pipelining" technique, which enable the CPU to execute multiple instructions within a single clock cycle.