Laboratory Exercise Tutorial:

Design Entry Specified:


Schematic Diagram of digital circuits Hardware Description Language (VHDL) VHDL with LPM(Library Parameterized Modules)

Instructor: Professor Izidor Gertner

Creating VHDL code from a Block Diagram

With your block diagram file open, navigate to File > Create / Update > Create HDL Design File from Current File...

Notice that you have to be using the full diagram made from primitive gates, not the one where the symbol file is used.



Laboratory Exercise Tutorial:


Design Entry Specified:

Schematic Diagram of digital circuits Hardware Description Language (VHDL)


VHDL with LPM(Library Parameterized Modules)

Instructor: Professor Izidor Gertner

When the pop up window opens, select the VHDL option.



The compilation will automatically start, however this compilation is only concerning the file creation, unlike a normal compilation of a top-level entity.



Laboratory Exercise Tutorial:


Design Entry Specified:

Schematic Diagram of digital circuits Hardware Description Language (VHDL)


VHDL with LPM(Library Parameterized Modules)

Instructor: Professor Izidor Gertner

Open the file, navigate to where your project is.



Make sure "Add file to current project" is ticked.



Laboratory Exercise Tutorial:

Design Entry Specified:

Schematic Diagram of digital circuits Hardware Description Language (VHDL)

VHDL with LPM(Library Parameterized Modules)

Instructor: Professor Izidor Gertner

This is what your file should look like within the project.

```
Files
                                        Basic_MUX21.bdf
                                                 authorized distributors.
                                                                                   Please refer to the applicable
 Basic_Tutorial_MUX.bdf
                                              -- agreement for further details.
                                       14
15
 EastName_MUX_21.vhd
 Basic_MUX21.vhd
                                       ⊟-- PROGRAM
                                                                  "Quartus Prime"
                                                                 "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"
"Tue Feb 09 10:58:47 2021"
                                              -- VERSION
                                            -- CREATED
                                             LIBRARY ieee;
USE ieee.std_logic_1164.all;
                                              LIBRARY work;
                                            ■ENTITY Basic_MUX21 IS
                                                 PORT
                                                     IN_X : IN STD_LOGIC;
SELECTOR_S : IN STD_LOGIC;
IN_Y : IN STD_LOGIC;
ML_outpu_M : OUT STD_LOGIC
                                             - );
END Basic_MUX21;
                                            □ARCHITECTURE bdf_type OF Basic_MUX21 IS
                                                         SYNTHESIZED_WIRE_0 : STD_LOGIC;
SYNTHESIZED_WIRE_1 : STD_LOGIC;
SYNTHESIZED_WIRE_2 : STD_LOGIC;
                                             SIGNAL
SIGNAL
                                              SIGNAL
                             ▼ <u>□</u> □ ×
          Compilation
                                            ⊟BEGIN

▼ Compile Design

     Analysis & Synthesis
                                       46
47
48
                                              SYNTHESIZED_WIRE_2 <= NOT(SELECTOR_S);
      > Fitter (Place & Route)
      Assembler (Generate programming)
                                       49
50
51
52
53
54
55
56
57
58
                                              ML_outpu_M <= SYNTHESIZED_WIRE_0 OR SYNTHESIZED_WIRE_1;
     > TimeQuest Timing Analysis
     > EDA Netlist Writer
                                              SYNTHESIZED_WIRE_1 <= IN_X AND SYNTHESIZED_WIRE_2;
     Edit Settings
      Program Device (Open Programmer)
                                              SYNTHESIZED_WIRE_0 <= SELECTOR_S AND IN_Y;
                                              END bdf_type;
```

Set this new file as the top-level entity in the project, and then start compilation.

Laboratory Exercise Tutorial:

Design Entry Specified:

Schematic Diagram of digital circuits Hardware Description Language (VHDL)

Instructor:

VHDL with LPM(Library Parameterized Modules)

Quartus Prime Lite Edition - C:/altera_lite/16.0/Multiplexer_2_1/BasicTutorial - BasicTutorial File Edit View Project Assignments Processing Tools Window Help Search altera.co □ 🔚 🤟 🖺 🤊 C BasicTutorial -- | _ / ◆ ◆ ◆ | ⑩ ▶ ★ ≰ 👇 | ҈ 晶 🍑 🛓 | 9 Basic_MUX21.bdf Project Navigator | Files ▼ ≡ 📭 🗗 × ic_MUX21.vhd 🗵 Files
Basic_MUX21.bdf Flow Failed - Tue Feb 09 12:16:05 2021 16.0.0 Build 211 04/27/2016 SJ Lite Edition Basic_Tutorial_MUX.bdf
LastName_MUX_21.vhd
Basic_MUX21.vhd ■ Flow Settings Quartus Prime Version → Project Directory BasicTutorial Basic_MUX21 Flow Non-Default Global Setti Revision Nam Flow Elapsed Time
Flow OS Summary ➤ Library
> Basic Functions Family Cyclone V Flow Log
Analysis & Synthesis
Flow Messages
Flow Suppressed Messages 5CSEMA5F31C6 Device > DSP Timing Models
Logic utilization (in ALMs) Final
N/A until Partition Merge Interface Protocols

Memory Interfaces and Controllers Total registers N/A until Partition Merge Processors and Peripherals Total pins N/A until Partition Merge University Program
 Search for Partner IP Total virtual pins
Total block memory bits N/A until Partition Merge N/A until Partition Merge Total PLLs N/A until Partition Merge Total DLLs N/A until Partition Merge Tasks Compilation Task ▼ Compile Design > Analysis & Synthesis > Fitter (Place & Route) Assembler (Generate programm > TimeQuest Timing Analysis > EDA Netlist Writer + Add... All O All O <- Filter Running Quartus Prime Analysis & Synthesis
Command: quartus_map --read_settings_files=on --write_settings_files=off BasicTutorial -c BasicTutorial
20028 Parallel compilation is not licensed and has been disabled
12021 Found 1 design units, including 1 entities, in source file basic_mux21.bdf
12021 Found 1 design units, including 1 entities, in source file basic_tutorial_mux.bdf
12021 Found 2 design units, including 1 entities, in source file lastname_mux_21.vhd
12024 Can't compile duplicate declarations of entity "Basic_Mux21" into library "work"
12021 Found 2 design units, including 1 entities, in source file basic_mux21.vhd
Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning
293001 Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning Running Quartus Prime Analysis & Synthesis

Professor Izidor Gertner

A library error occurs due to the generated file's name being the same as the block diagram one. In the earlier dialogue where we selected VHDL as the file type, the filename was locked. There is a quick way to fix this:

Go back to editing the file, and find the Edit > Replace feature


Laboratory Exercise Tutorial:

Design Entry Specified: Schematic Diagram of digital circuits

Hardware Description Language (VHDL)

VHDL with LPM(Library Parameterized Modules)

Instructor: Professor Izidor Gertner



Replace all instances of the problematic name.

Laboratory Exercise Tutorial:


Design Entry Specified: Schematic Diagram of digital circuits

Hardware Description Language (VHDL)


VHDL with LPM(Library Parameterized Modules)

Instructor: Professor Izidor Gertner

Remove the file from the project in the Files tab



Find the file in your project folder and manually re-name it to whatever you replaced the problematic file name with.




Now, repeat the step where you opened the file and again make sure the "Add file to project" box is ticked.


Laboratory Exercise Tutorial: Design Entry Specified:

Schematic Diagram of digital circuits Hardware Description Language (VHDL) VHDL with LPM(Library Parameterized Modules)

Instructor: Professor Izidor Gertner

Set it as the top-level entity once again, and compile. It will have no error this time.





Laboratory Exercise Tutorial:


Design Entry Specified:

Schematic Diagram of digital circuits
Hardware Description Language (VHDL)
VHDL with LPM(Library Parameterized Modules)


Instructor: Professor Izidor Gertner

Using the Library of Parameterized Modules (LPM) to Create a VHDL File

The Multiplexer is already included as a pre-built customizable module in Quartus. There are a variety of other LPMs in the **IP Catalog** too. Let's first make sure that the **IP Catalog** window is enabled; find this toggle in **View > Utility Windows > IP Catalog**



Within the IP Catalog, search for MUX. Double click on LPM_MUX.




Laboratory Exercise Tutorial: Design Entry Specified:


Schematic Diagram of digital circuits Hardware Description Language (VHDL) VHDL with LPM(Library Parameterized Modules)

Instructor: Professor Izidor Gertner

This time you will be able to change the filename. I chose **Basic_MUX_LPM.vhd**, make sure it is not the same as your other files, even if they are block diagrams. Again, choose **VHDL** as the file type.



The **MegaWizard** window will open, make sure your options are the same.




Laboratory Exercise Tutorial: Design Entry Specified:

Schematic Diagram of digital circuits Hardware Description Language (VHDL)

VHDL with LPM(Library Parameterized Modules)

Instructor: Professor Izidor Gertner




Laboratory Exercise Tutorial: Design Entry Specified:

Schematic Diagram of digital circuits Hardware Description Language (VHDL)


VHDL with LPM(Library Parameterized Modules)

Instructor: Professor Izidor Gertner

Make sure the box is ticked.



Find the new file in the Files tab, set it as the top-level entity, and compile.




Laboratory Exercise Tutorial:

Design Entry Specified:

Schematic Diagram of digital circuits Hardware Description Language (VHDL)

VHDL with LPM(Library Parameterized Modules)

Instructor: Professor Izidor Gertner



Laboratory Exercise Tutorial: Design Entry Specified:

Schematic Diagram of digital circuits Hardware Description Language (VHDL) VHDL with LPM(Library Parameterized Modules)

Instructor: Professor Izidor Gertner

The code generated by Quartus looks more complex than the VHDL implementation we wrote by hand for a 2:1 Multiplexer. This is because the Quartus version is adapted to handle larger input sizes (for example 4:1 or 8:1).

```
Basic_MUX_LPM.vhd
                                                                                             ×
36
     LIBRARY ieee;
USE ieee.std_logic_1164.all;
39
      LIBRARY 1pm;
      USE lpm.lpm_components.all;
43
    ENTITY Basic_MUX_LPM IS
          PORT
45
46
47
                          : IN STD_LOGIC ;
: IN STD_LOGIC ;
: IN STD_LOGIC ;
               data0
              data1
              sel
              result
49
551
553
554
556
556
661
663
664
65
                              : OUT STD_LOGIC
      END Basic_MUX_LPM;
    ■ARCHITECTURE SYN OF basic_mux_lpm IS
      -- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC;
          SIGNAL sub_wire0 : STD_LOGIC;
SIGNAL sub_wire1 : STD_LOGIC_2D (1 DOWNTO 0, 0 DOWNTO 0);
          SIGNAL sub_wire2
          SIGNAL sub_wire3
SIGNAL sub_wire4
                                 : STD_LOGIC
          SIGNAL sub_wire4 : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL sub_wire5 : STD_LOGIC_VECTOR (0 DOWNTO 0);
SIGNAL sub_wire6 : STD_LOGIC;
66
67
68
69
70
71
72
73
74
75
76
77
    ⊟BEGIN
          sub_wire2
                            <= data0;
          sub_wire0 <=
sub_wire1(1, 0)
sub_wire1(0, 0)</pre>
                          <= sub_wire2;
          LPM_MUX_component : LPM_MUX
               lpm_size => 2,
lpm_type => "LPM_MUX",
lpm_width => 1,
               1pm_size =>
80
81
               lpm_widths => 1
82
83
          PORT MAP (
84
85
              data => sub_wire1,
              sel => sub_wire4,
result => sub_wire5
86
87
88
89
90
      END SYN;
```

Notice also that there are no logical statements above. The main action is happening behind the scenes within the **LPM Library**.