


EE425 Computer Engineering Lab

Introduction



Tools

PIC18F4520



QwikFlash board



Microcontroller - Basics

What is a Microcontroller?


Self-contained computer on a chip, consisting of:

- Central Processing Unit (CPU)
- Non Volatile program memory
- Random Access Memory (RAM)
- Input Output (I/O) capabilities




MicroController - Basics

(a). GENERAL PURPOSE MICROPROCESSOR SYSTEM



(b). MICROCONTROLLER




(Single chip)



Read Only Memory (ROM)

- Programmable ROM (PROM)
 - One Time Programmable (OTP)
- Erasable Programmable ROM (EPROM)
 - Can be erased by exposing it to strong ultraviolet light source
- Electrically Erasable Programmable ROM (EEPROM)








Introduction to Computer Engineering Design


CPU Architecture



CPU Architecture

- Von-Neumann architecture
 - Only one (shared) bus between CPU memory
- Harvard architecture
 - Separate data and program memory buses









Harvard Architecture

- Separate program and data bus
- Supports pipelining
 - Fetch next instruction while executing current instruction
- Operand address bus
 - 12 bits wide
 - $-2^12 = 4096$
- Data bus
 - 8 bits wide
- Program address bus
 - 15 bits wide
 - $-2^{15} = 32768$
- Instruction bus
 - 16 bits wide






Instruction Pipelining: one-word instruction



- CPU fetches a new instruction while executing the previously fetched instruction
- An one word instruction is executed in one cycle.



Instruction Pipelining: two-word instruction



 Any instruction requires two cycle for the instruction fetch then it is executed in two cycles.




Registers of interest

- BSR: Bank Select Register 4 bits (16 banks)
 - used in direct addressing the data memory
- SFR: Special Function Register
 - 16-bit registers used as memory pointers in indirect addressing data memory
 - used for accessing ports, support devices, processes of data transfer, etc.
- GPR: General purpose register, store data 6banks
- FSR: File select register
 - used as pointers for data registers
 - holds 12-bit address of data register
- INDF: Indirect File operand(s) (not physical)



Operand Memory Map





Operand Addressing

The PIC18F452 employs any of the three methods for addressing an operand:

- Literal addressing
- Direct addressing
- Indirect addressing



Literal Addressing

Both operand value and operand contained in the instruction.

For example:

High level code


Assembly language statements

int
$$x = 123$$
; MOV R1,123



Direct Addressing

- 8 bits of the 16-bit instruction specify any one of 256 locations as the address of the operand
- The 9th bit specifies either the Access Bank (=0) or one of the banks (=1)
- The 12-bit operand address is composed by the 8 bits address contained in the instruction and the 4-bits Bank Select Register (BSR).






Direct Addressing

For example:


High level code Assembly language statements






Indirect Addressing

The operand is held in memory. The address of the operand location is held in a 12-bit pointer register called File Select Register (FSR) which is specified in instruction.







Indirect Addressing

Example of Register indirect addressing used in compiled code:


In C, for pointers.

High level code

Assembly language statements



Reading operands from program memory



EE425- Lecture 2




Table pointer access mode

There are 4 access mode:

- tblrd*
 - Move the 8 bit value at the location TBLPTRH:TBLPTR to TABLAT. TBLPTR remains unchanged
- tblrd*+
 - Move the 8 bit value at the location TBLPTRH:TBLPTR to TABLAT. TBLPTR is incremented
- tblrd*-
 - Move the 8 bit value at the location TBLPTRH:TBLPTR to TABLAT. TBLPTR is decremented
- tblrd+*
 - TBLPTR is first incremented then the 8 bit value at the location TBLPTRH:TBLPTR is moved to TABLAT.



Program Memory



EE425- Lecture 2 21




Introduction to Computer Engineering Design

Instruction Set



Logic operator review





STATUS register

The STATUS register contains bits (Flags) that are set or cleared in response to execution of various instructions:

- C (Carry/Borrow Flag):
 - set when an addition of two 8-bit unsigned binary numbers generates a carry and a subtraction generates a borrow, cleared otherwise
- DC (Digit Carry Flag):
 - also called Half Carry flag; set when carry generated from bit3 to bit4 in an arithmetic operation of packed BCD (Binary-Coded Decimal) numbers, cleared otherwise
- Z (Zero Flag):
 - set when result of an operation is zero, cleared otherwise
- OV (Overflow Flag):
 - set when result of an operation of signed numbers goes beyond seven bits, cleared otherwise
- N (Negative Flag):
 - set when the most significant bit of a 2's complement signed number becomes 1 after a arithmetic/logical operation. Cleared otherwise



F/W distinction

 W, WREG (working register) is used as accumulator by moving an operand from RAM to WREG and then from WREG to a new operand in the RAM (accumulator –centered microcontroller)

movf NUM1, W ; move NUM1 to WREG

addwf NUM2, W ; WREG = NUM1 + NUM2

movwf NUM1 ; NUM1 = WREG

• F, for faster two-operand instructions. One operand is moved from RAM into the WREG and the result of a two operand instruction can be directly stored in the new operand

movf NUM2, W ; move NUM2 to WREG

addwf NUM1, F ; NUM1 = NUM1+NUM2



copy the contents of WREG into another 1-byte register (variable) ex:

movlw B'11100000' WREG = 11100000
movwf TRISB TRISB = 11100000

movff (2-word)
 copy a 1-byte source operand to a destination operand
 ex:

movff PORTB, PORTB_COPY



- movf (1-word)
 - Move an operand into WREG or into the same register.
 - Usually used to move one operand of a two-operand instruction into WREG
 - It is the only one that affects the STATUS register (flags Z and N)

```
ex1:
```

```
movf NUM2,W → WREG = NUM2
addwf NUM1,F → NUM1 = WREG + NUM1 = NUM2 + NUM1
```

ex2:

$$Z = 1 \quad \text{if COUNTL} = 0$$

$$Z = 0 \quad \text{if COUNTL} \neq 0$$

$$N = 1 \quad \text{if COUNTL} < 0$$

$$N = 0 \quad \text{if COUNTL} > 0$$




clrf (1-word) Initialize a 1-byte operand with zero (clear), It affects the Z flag. ex: clrf TEMP TEMP = 0x00setf (1-word) Initialize an operand with its maximum value (set) ex: setf TEMP TEMP = 0xffmovlb (1-word) move a literal value into the BSR (for "banked" addressing) ex: movlb 2 BSR = 0x02



swapf (1-word)
 Swap the 4 least significant bits of a 1-bite operand with its 4 most significant bits.

ex:

swapf TEMP, F





bsf (1-word) set the specified bit of the operand while the others are unchanged ex: bsf PORTB, 0 \longrightarrow PORTB = _ _ _ _ 1 (_ = prev. value) bcf (1-word) clear the specified bit of the operand while the others are unchanged ex: bcf PORTB, 1 PORTB = _ _ _ _ _ 0_

btg (1-word)
 toggle the specified bit of the operand while the others are unchanged
 ex:


btg PORTB, 2 PORTB = _____1 __ (before instruction)

PORTB = _____0 __ (after instruction)



rlcf (1-word)
 implement a 9-bit rotation to the left of an operand through the carry bit
 ex:

rlcf TEMP, F




rrcf (1-word)
 implement a 9-bit rotation to the right of an operand through the carry bit
 ex:

rrcf TEMP, F



rIncf (1-word) implement a 8-bit rotation to the left of an operand ex:

rIncf TEMP, F




rrncf (1-word)

implement a 8-bit rotation to the right of an operand

ex:

rrncf TEMP, F





incf (1-word)
 increment a 1-byte operand (it affects any bit of the STATUS register)
 ex:

incf COUNTL, F



decf (1-word)
 decrement a 1-byte operand (it affects any bit of the STATUS register)
 ex:

decf COUNTL, F



comf (1-word)
 invert the bits of the operand (it affects Z,N bits of the STATUS register)
 ex:

comf TEMP, F

negf (1-word)
 change the sign of a two's-complement-coded number (it affects any bit of the STATUS register)

ex:

negf TEMP

TEMP (102_D) negf TEMP (-102_D) \longrightarrow 1 0 0 1 1 0 1 0



Logical instructions

andlw (1-word)
 it performs logical AND between literal value and WREG. The result of the
 operation is kept WREG (it affects Z,N bits of the STATUS register)
 ex:

andlw B '00001111'



andwf (1-word)
 it performs logical AND between WREG and the current register (it affects

Z, N bits of the STATUS register) WREG

ex:

movlw B '00001111' andwf TEMP, F



Logical instructions

iorlw (1-word)

it performs logical OR between literal value and WREG. The result of the operation is kept WREG (it affects Z,N bits of the STATUS register) ex:

iorlw B '11100000'



iorwf (1-word)

it performs logical OR between WREG and the current register (it affects


Z, N bits of the STATUS register)

WREG

ex:

movlw B '11100000'

iorwf TEMP, F





Logical instructions


xorlw (1-word)
 it performs logical Exclusive-OR between literal value and WREG. The result of the operation is kept WREG (it affects Z,N bits of STATUS reg.)
 ex:

xorlw B '11110000'



xorwf (1-word)
 it performs logical Exclusive-OR between WREG and the current register
 (it affects Z, N bits of the STATUS reg.)
 wreg

ex:
movlw B '11110000'
xorwf TEMP, F





Arithmetic instructions

addlw (1-word)
 add the 1-byte binary literal value to the 1-byte binary value contained
 in WREG. The result of the operation is kept WREG (it affects any bit of
 STATUS reg.)

addwf (1-word)
 add the 1-byte binary value contained in WREG to the current register
 (it affects any bit of the STATUS reg.) WREG

FF425-Introduction

ex:

movlw B '00001111'

addwf TEMP, F

0 1


TEMP



Arithmetic instructions

sublw (1-word)
 subtract WREG from the literal value. The result of the operation is kept
 WREG (it affects any bit of STATUS reg.)

sublw B '01111111'




 subwf (1-word)
 subtract WREG from to the current register (it affects any bit of the STATUS reg.)

ex:

ex:

movlw B '01111111' subwf TEMP, F





mulwf TEMP

Arithmetic instructions

mullw (1-word)
multiply WREG with literal value, puts the result in PRODH:PRODL
(WREG is unchanged)

ex: WREG WREG

mullw 2 $01100110 \rightarrow 11001100$

mulwf (1-word)
 multiply WREG with the current register puts the result in

PRODH:PRODL. The original operands remain unchanged

TEMP

0 1 1 0 0 1 1 0

PRODH

PRODL

WREG x

0 0 0 0 0 0 1 1 0 0 1 1 0 0 0

movlw 2



Unconditional branches


Instructions that force the program to resume execution at the indicated label

bra (1-word)
 branch to labeled instruction
 within □ 64 one-word
 instructions

ex:

mowlw 0f
movwf TEMP, F
mowlw 2
mulwf TEMP
bra Here
.
. Less than 65 one-word instructions

goto (2-word)
 go to any labeled instruction
 ex:





Conditional branches

1-word instructions that force the program to resume execution at the indicated label (within \square 64 1-word instructions) if a particular condition occurs (based on the STATUS register bits C, Z, N, OV)

- bc
 branch to labeled instruction if carry (C=1)
- bnc
 branch to labeled instruction if not carry (C=0)
- bz
 branch to labeled instruction if zero (Z=1)
- bnz
 branch to labeled instruction if not zero (Z=0)
- bn
 branch to labeled instruction if negative (N=1)
- bnn
 branch to labeled instruction if not negative (N=0)
- bov
 branch to labeled instruction if overflow (OV=1)




Subroutine call and return

Subroutines are a set of instructions that can be placed anywhere in the program and called by different instructions based on their distance from the mainline.

After the return instruction the program resume executing after the call instruction


rcall (1-word)
 call a subroutine within □ 512
 one-word instructions
 ex:



return

call a subroutine anywhere in the program ex:

call (2-word)





Introduction to Computer Engineering Design

Assignment