HIN232, HIN236, HIN237, HIN238, HIN239, HIN240, HIN241

+5V Powered RS-232 Transmitters/Receivers

The HIN232-HIN241 family of RS-232 transmitters/receivers interface circuits meet all EIA RS-232E and V.28 specifications, and are particularly suited for those applications where ±12V is not available. They require a single +5V power supply (except HIN239) and feature onboard charge pump voltage converters which generate +10V and -10V supplies from the 5V supply. The family of devices offer a wide variety of RS-232 transmitter/receiver combinations to accommodate various applications (see "Selection Table" on page 1).

The drivers feature true TTL/CMOS input compatibility, slew-rate-limited output, and 300Ω power-off source impedance. The receivers can handle up to ±30V, and have a 3kΩ to 7kΩ input impedance. The receivers also feature hysteresis to greatly improve noise rejection.

Features

- Meets All RS-232E and V.28 Specifications
- Requires Only Single +5V Power Supply
  - (+5V and +12V - HIN239)
- High Data Rate. 120kbps
- Onboard Voltage Doubler/Inverter
- Low Power Consumption
- Low Power Shutdown Function
- Three-State TTL/CMOS Receiver Outputs
- Multiple Drivers
  - ±10V Output Swing for 5V Input
  - 300Ω Power-Off Source Impedance
  - Output Current Limiting
  - TTL/CMOS Compatible
  - 30V/µs Maximum Slew Rate
- Multiple Receivers
  - ±30V Input Voltage Range
  - 3kΩ to 7kΩ Input Impedance
  - 0.5V Hysteresis to Improve Noise Rejection
- Pb-free Available (RoHS compliant)

Applications

- Any System Requiring RS-232 Communication Ports
  - Computer - Portable, Mainframe, Laptop
  - Peripheral - Printers and Terminals
  - Instrumentation
  - Modems

Selection Table

PART NUMBER	POWER SUPPLY VOLTAGE	NUMBER OF RS-232 DRIVERS	NUMBER OF RS-232 RECEIVERS	EXTERNAL COMPONENTS	LOW POWER SHUTDOWN/TTL THREE-STATE	NUMBER OF LEADS
HIN232	+5V	2	2	4 Capacitors	No/No	16
HIN236	+5V	4	3	4 Capacitors	Yes/Yes	24
HIN237	+5V	5	3	4 Capacitors	No/No	24
HIN238	+5V	4	4	4 Capacitors	No/No	24
HIN239	+5V and +7.5V to 13.2V	3	5	2 Capacitors	No/Yes	24
HIN240	+5V	5	5	4 Capacitors	Yes/Yes	44
HIN241	+5V	4	5	4 Capacitors	Yes/Yes	28

Pin Descriptions

PIN	FUNCTION
V_{CC}	Power Supply Input 5V ±10%.
V+	Internally generated positive supply (+10V nominal), HIN239 requires +7.5V to +13.2V.
V-	Internally generated negative supply (-10V nominal).
GND	Ground lead. Connect to 0V.
C1+	External capacitor (+ terminal) is connected to this lead.
C1-	External capacitor (- terminal) is connected to this lead.
C2+	External capacitor (+ terminal) is connected to this lead.
C2-	External capacitor (- terminal) is connected to this lead.
T_{IN}	Transmitter Inputs. These leads accept TTL/CMOS levels. An internal 400kΩ pull-up resistor to V_{CC} is connected to each lead.
T_{OUT}	Transmitter Outputs. These are RS-232 levels (nominally ±10V).
R_{IN}	Receiver Inputs. These inputs accept RS-232 input levels. An internal 5kΩ pull-down resistor to GND is connected to each input.
R_{OUT}	Receiver Outputs. These are TTL/CMOS levels.
$\overline{EN}$	Enable input. This is an active low input which enables the receiver outputs. With $\overline{EN}$ = 5V, the receiver outputs are placed in a high impedance state.
SD	Shutdown Input. With SD = 5V, the charge pump is disabled, the receiver outputs are in a high impedance state and the transmitters are shut off.
NC	No Connect. No connections are made to these leads.

Ordering Information

| PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
HIN232CBZ* (Note)	HIN232CBZ	0 to +70	16 Ld SOIC (Pb-free)	M16.3
HIN232CPZ (Note)	HIN232CPZ	0 to +70	16 Ld PDIP** (Pb-free)	E16.3
HIN232IBZ* (Note)	HIN232IBZ	-40 to +85	16 Ld SOIC (Pb-free)	M16.3
HIN232IPZ (Note)	HIN232IPZ	-40 to +85	16 Ld PDIP** (Pb-free)	E16.3
HIN236CBZ **(No longer available or supported recommended replacement part ICL3243E)** (Note)	HIN236CBZ	0 to +70	24 Ld SOIC (Pb-free)	M24.3
HIN237CBZ* **(No longer available or supported recommended replacement part ICL3243E)** (Note)	HIN237CBZ	0 to +70	24 Ld SOIC (Pb-free)	M24.3
HIN238CBZ*(Note)	HIN238CBZ	0 to +70	24 Ld SOIC (Pb-free)	M24.3
HIN238IBZ* (Note)	HIN238IBZ	-40 to +85	24 Ld SOIC (Pb-free)	M24.3
HIN239CBZ* (Note)	HIN239CBZ	0 to +70	24 Ld SOIC (Pb-free)	M24.3
HIN239CPZ (Note)	HIN239CPZ	0 to +70	24 Ld PDIP** (Pb-free)	E24.3
HIN240CNZ* **(No longer available or supported)** (Note)	HIN240CNZ	0 to +70	44 Ld MQFP (Pb-free)	Q44.10X10
HIN241CAZ **(No longer available or supported)** (Note)	HIN241CAZ	0 to +70	28 Ld SSOP (Pb-free)	M28.209
HIN241CBZ* **(No longer available or supported)** (Note)	HIN241CBZ	0 to +70	28 Ld SOIC (Pb-free)	M28.3
HIN241IBZ **(No longer Available or supported)** (Note)	HIN241IBZ	-40 to +85	28 Ld SOIC (Pb-free)	M28.3

*Add "-T" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

**Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

Pinouts

HIN232
(16 LD PDIP, SOIC)
TOP VIEW

C1+	1	16	V$_{CC}$
V+	2	15	GND
C1-	3	14	T1$_{OUT}$
C2+	4	13	R1$_{IN}$
C2-	5	12	R1$_{OUT}$
V-	6	11	T1$_{IN}$
T2$_{OUT}$	7	10	T2$_{IN}$
R2$_{IN}$	8	9	R2$_{OUT}$

HIN236
(24 LD SOIC)
TOP VIEW

|		
T3$_{OUT}$	1	24	T4$_{OUT}$
T1$_{OUT}$	2	23	R2$_{IN}$
T2$_{OUT}$	3	22	R2$_{OUT}$
R1$_{IN}$	4	21	SD
R1$_{OUT}$	5	20	$\overline{EN}$
T2$_{IN}$	6	19	T4$_{IN}$
T1$_{IN}$	7	18	T3$_{IN}$
GND	8	17	R3$_{OUT}$
V$_{CC}$	9	16	R3$_{IN}$
C1+	10	15	V-
V+	11	14	C2-
C1-	12	13	C2+

NOTE:

1. Either 0.1μF or 1μF capacitors may be used.

Pinouts (Continued)

HIN237
(24 LD SOIC)
TOP VIEW

T3_OUT	1	24	T4_OUT
T1_OUT	2	23	R2_IN
T2_OUT	3	22	R2_OUT
R1_IN	4	21	T5_IN
R1_OUT	5	20	T5_OUT
T2_IN	6	19	T4_IN
T1_IN	7	18	T3_IN
GND	8	17	R3_OUT
V_CC	9	16	R3_IN
C1+	10	15	V-
V+	11	14	C2-
C1-	12	13	C2+

HIN238
(24 LD PDIP, SOIC)
TOP VIEW

T2_OUT	1	24	T3_OUT
T1_OUT	2	23	R3_IN
R2_IN	3	22	R3_OUT
R2_OUT	4	21	T4_IN
T1_IN	5	20	T4_OUT
R1_OUT	6	19	T3_IN
R1_IN	7	18	T2_IN
GND	8	17	R4_OUT
V_CC	9	16	R4_IN
C1+	10	15	V-
V+	11	14	C2-
C1-	12	13	C2+

Pinouts (Continued)

HIN239
(24 LD PDIP, SOIC)
TOP VIEW

Pin	Left		Pin	Right
1	$R1_{OUT}$		24	$T1_{IN}$
2	$R1_{IN}$		23	$T2_{IN}$
3	GND		22	$R2_{OUT}$
4	V_{CC}		21	$R2_{IN}$
5	V+		20	$T2_{OUT}$
6	C1+		19	$T1_{OUT}$
7	C1-		18	$R3_{IN}$
8	V-		17	$R3_{OUT}$
9	$R5_{IN}$		16	$T3_{IN}$
10	$R5_{OUT}$		15	NC
11	$R4_{OUT}$		14	$\overline{EN}$
12	$R4_{IN}$		13	$T3_{OUT}$

HIN240
(44 LD MQFP)
TOP VIEW

Top pins (44–34): NC, SD, $\overline{EN}$, $T5_{OUT}$, $R4_{IN}$, $R4_{OUT}$, $T4_{IN}$, $T3_{IN}$, $R5_{OUT}$, $R5_{IN}$, NC

Left pins (1–11): NC, $T5_{IN}$, $R3_{OUT}$, $R3_{IN}$, $T4_{OUT}$, $T3_{OUT}$, $T1_{OUT}$, $T2_{OUT}$, NC, $R2_{IN}$, NC

Right pins (33–23): NC, NC, NC, V-, C2-, C2+, C1-, V+, C1+, NC, NC

Bottom pins (12–22): NC, $R2_{OUT}$, $T2_{IN}$, $T1_{IN}$, $R1_{OUT}$, $R1_{IN}$, GND, V_{CC}, NC, NC, NC

RENESAS

Pinouts (Continued)

NOTE: For V+ > 11V, use $C_1 \leq 0.1\mu F$.

**HIN241
(28 SOIC, SSOP)**
TOP VIEW

Pinouts (Continued)

Absolute Maximum Ratings

V_{CC} to Ground . . . . (GND -0.3V) < V_{CC} < 6V
V+ to Ground (Note 2. . . . . (V_{CC} -0.3V) < V+ < 13.2V
V- to Ground. . . . .-12V < V- < (GND +0.3V)
V+ to V- 24V
Input Voltages
 T_{IN} . . . . -0.3V < V_{IN} < (V+ +0.3V)
 R_{IN} . . . . ±30V
Output Voltages
 T_{OUT} . . . .(V- -0.3V) < V_{TXOUT} < (V+ +0.3V)
 R_{OUT} . . . . (GND -0.3V) < V_{RXOUT} < (V+ +0.3V)
Short Circuit Duration
 T_{OUT} . . . . .Continuous
 R_{OUT} . . . . .Continuous

Operating Conditions

Temperature Range
 HIN2xxcx . . . . 0°C to +70°C
 HIN2xxIx. . . . .-40°C to +85°C

Thermal Information

Thermal Resistance (Typical, Note 3)	θ_{JC} (°C/W)
16 Ld PDIP Package*	90
24 Ld PDIP Package	70
16 Ld SOIC Package	100
24 Ld SOIC Package	75
28 Ld SOIC Package	70
28 Ld SSOP Package	95
44 Ld MQFP Package	80

Maximum Junction Temperature (Plastic Package) . . . .+150°C
Maximum Storage Temperature Range. . . . .-65°C to +150°C
Pb-free Reflow Profile . . . . see link below
 http://www.intersil.com/pbfree/Pb-FreeReflow.asp

*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

2. Only HIN239. For V+ > 11V, C1 must be ≤0.1µF.

3. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications   Test Conditions: V_{CC} = +5V ±10%, T_A = Operating Temperature Range

PARAMETER	TEST CONDITIONS		MIN (Note 5)	TYP	MAX (Note 5)	UNITS
SUPPLY CURRENTS						
Power Supply Current, I_{CC}	No Load, T_A = +25°C	HIN232	-	5	10	mA
		HIN236-HIN238, HIN240-HIN241	-	7	15	mA
		HIN239	-	0.4	1	mA
V+ Power Supply Current, I_{CC} No Load, T_A = +25°C	No Load, T_A = +25°C	HIN239	-	5.0	15	mA
Shutdown Supply Current, I_{CC}(SD)	T_A = +25°C		-	1	10	µA
LOGIC AND TRANSMITTER INPUTS, RECEIVER OUTPUTS						
Input Logic Low, V_{IL}	T_{IN}, $\overline{EN}$, Shutdown		-	-	0.8	V
Input Logic High, V_{IH}	T_{IN}		2.0	-	-	V
	$\overline{EN}$, Shutdown		2.4	-	-	V
Transmitter Input Pull-up Current, I_P	T_{IN} = 0V		-	15	200	µA
TTL/CMOS Receiver Output Voltage Low, V_{OL}	I_{OUT} = 1.6mA		-	0.1	0.4	V
TTL/CMOS Receiver Output Voltage High, V_{OH}	I_{OUT} = -1.0mA		3.5	4.6	-	V
RECEIVER INPUTS						
RS-232 Input Voltage Range V_{IN}			-30	-	+30	V
Receiver Input Impedance R_{IN}	V_{IN} = ±3V		3.0	5.0	7.0	kΩ
Receiver Input Low Threshold, V_{IN} (H-L)	V_{CC} = 5V, T_A = +25°C		0.8	1.2	-	V
Receiver Input High Threshold, V_{IN} (L-H)	V_{CC} = 5V, T_A = +25°C		-	1.7	2.4	V
Receiver Input Hysteresis V_{HYST}			0.2	0.5	1.0	V

RENESAS

Electrical Specifications   Test Conditions: V_{CC} = +5V ±10%, T_A = Operating Temperature Range   **(Continued)**

PARAMETER	TEST CONDITIONS	MIN (Note 5)	TYP	MAX (Note 5)	UNITS
TIMING CHARACTERISTICS					
Baud Rate (1 Transmitter Switching)	R_L = 3kΩ	120	-	-	kbps
Output Enable Time, t_{EN}	HIN236, HIN239, HIN240, HIN241	-	400	-	ns
Output Disable Time, t_{DIS}	HIN236, HIN239, HIN240, HIN241	-	250	-	ns
Propagation Delay, t_{PD}	RS-232 to TTL	-	0.5	-	µs
Instantaneous Slew Rate SR	C_L = 10pF, R_L = 3kΩ, T_A = +25°C (Note 4)	-	-	30	V/µs
Transition Region Slew Rate, SR_T	R_L = 3kΩ, C_L = 2500pF Measured from +3V to -3V or -3V to +3V, 1 Transmitter Switching	-	3	-	V/µs
TRANSMITTER OUTPUTS					
Output Voltage Swing, T_{OUT}	Transmitter Outputs, 3kΩ to Ground	±5	±9	±10	V
Output Resistance, T_{OUT}	V_{CC} = V+ = V- = 0V, V_{OUT} = ±2V	300	-	-	Ω
RS-232 Output Short Circuit Current, I_{SC}	T_{OUT} shorted to GND	-	±10	-	mA

NOTE:

4. Limits established by characterization and are not production tested.

5. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

FIGURE 1. CHARGE PUMP

Detailed Description

The HIN232 thru HIN241 family of RS-232 transmitters/receivers are powered by a single +5V power supply (except HIN239), feature low power consumption, and meet all EIA RS-232C and V.28 specifications. The circuit is divided into three sections: The charge pump, transmitter, and receiver.

Charge Pump

An equivalent circuit of the charge pump is illustrated in Figure 1. The charge pump contains two sections: the voltage doubler and the voltage inverter. Each section is driven by a two-phase, internally generated clock to generate +10V and -10V. The nominal clock frequency is 16kHz. During phase one of the clock, capacitor C1 is charged to V_{CC}. During phase two, the voltage on C1 is added to V_{CC}, producing a signal across C3 equal to twice V_{CC}. During phase one, C2 is also charged to $2V_{CC}$, and then during phase two, it is

inverted with respect to ground to produce a signal across C4 equal to -$2V_{CC}$. The charge pump accepts input voltages up to 5.5V. The output impedance of the voltage doubler section (V+) is approximately 200Ω, and the output impedance of the voltage inverter section (V-) is approximately 450Ω. A typical application uses 1µF capacitors for C1-C4, however, the value is not critical. Increasing the values of C1 and C2 will lower the output impedance of the voltage doubler and inverter, increasing the values of the reservoir capacitors, C3 and C4, lowers the ripple on the V+ and V- supplies.

During shutdown mode (HIN236, HIN240 and HIN241), SHUTDOWN control line set to logic "1", the charge pump is turned off, V+ is pulled down to V_{CC}, V- is pulled up to GND, and the supply current is reduced to less than 10µA. The transmitter outputs are disabled and the receiver outputs are placed in the high impedance state.

Transmitters

The transmitters are TTL/CMOS compatible inverters which translate the inputs to RS-232 outputs. The input logic threshold is about 26% of V_{CC}, or 1.3V for V_{CC} = 5V. A logic 1 at the input results in a voltage of between -5V and V- at the output, and a logic 0 results in a voltage between +5V and (V+ -0.6V). Each transmitter input has an internal 400kΩ pullup resistor so any unused input can be left unconnected and its output remains in its low state. The output voltage swing meets the RS-232C specifications of ±5V minimum with the worst case conditions of: all transmitters driving 3kΩ minimum load impedance, V_{CC} = 4.5V, and maximum allowable operating temperature. The transmitters have an internally limited output slew rate which is less than 30V/μs. The outputs are short circuit protected and can be shorted to ground indefinitely. The powered down output impedance is a minimum of 300Ω with ±2V applied to the outputs and V_{CC} = 0V.

Receivers

The receiver inputs accept up to ±30V while presenting the required 3kΩ to 7kΩ input impedance even if the power is off (V_{CC} = 0V). The receivers have a typical input threshold of 1.3V which is within the ±3V limits, known as the transition region, of the RS-232 specifications. The receiver output is 0V to V_{CC}. The output will be low whenever the input is greater than 2.4V and high whenever the input is floating or driven between +0.8V and -30V. The receivers feature 0.5V hysteresis to improve noise rejection. The receiver Enable line $\overline{EN}$, when set to logic "1", (HIN236, HIN239, HIN240, and HIN241) disables the receiver outputs, placing them in the high impedance mode. The receiver outputs are also placed in the high impedance state when in shutdown mode.

FIGURE 2. TRANSMITTER

FIGURE 3. RECEIVER

$$\text{AVERAGE PROPAGATION DELAY} = \frac{t_{PHL} + t_{PLH}}{2}$$

FIGURE 4. PROPAGATION DELAY DEFINITION

Typical Performance Curves

FIGURE 5. V- SUPPLY VOLTAGE vs V_{CC}, VARYING CAPACITORS

FIGURE 6. V+, V- OUTPUT VOLTAGE vs LOAD (HIN232)

## *Test Circuits (HIN232)*

FIGURE 7. GENERAL TEST CIRCUIT

FIGURE 8. POWER-OFF SOURCE RESISTANCE CONFIGURATION

RENESAS

Applications

The HIN2xx may be used for all RS-232 data terminal and communication links. It is particularly useful in applications where ±12V power supplies are not available for conventional RS-232 interface circuits. The applications presented represent typical interface configurations.

A simple duplex RS-232 port with CTS/RTS handshaking is illustrated in Figure 9. Fixed output signals such as DTR (data terminal ready) and DSRS (data signaling rate select) is generated by driving them through a 5kΩ resistor connected to V+.

In applications requiring four RS-232 inputs and outputs (Figure 10), note that each circuit requires two charge pump capacitors (C1 and C2) but can share common reservoir capacitors (C3 and C4). The benefit of sharing common reservoir capacitors is the elimination of two capacitors and the reduction of the charge pump source impedance which effectively increases the output swing of the transmitters.

FIGURE 9. SIMPLE DUPLEX RS-232 PORT WITH CTS/RTS HANDSHAKING

FIGURE 10. COMBINING TWO HIN232s FOR 4 PAIRS OF RS-232 INPUTS AND OUTPUTS

Die Characteristics

SUBSTRATE POTENTIAL

V+

TRANSISTOR COUNT

238

Metallization Mask Layout

HIN240

RENESAS

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE	REVISION	CHANGE
August 6, 2015	FN3138.17	Added Rev History beginning with Rev 17. Added About Intersil Verbiage Updated Ordering Information Table on page 3. Updated POD M24.3 to most current version change is as follows: Updated to new POD standard by removing table listing dimensions and putting dimensions on drawing. Added Land Pattern. Updated POD M28.3 to most current version change is as follows: Added land pattern

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

## *Dual-In-Line Plastic Packages (PDIP)*

NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.

2. Dimensioning and tolerancing per ANSI Y14.5M-1982.

3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.

4. Dimensions A, A1 and L are measured with the package seated in JE-DEC seating plane gauge GS-3.

5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).

6. E and e_A are measured with the leads constrained to be perpendicular to datum -C- .

7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.

8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).

9. N is the maximum number of terminal positions.

10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E16.3 (JEDEC MS-001-BB ISSUE D)
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
C	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e_A	0.300 BSC		7.62 BSC		6
e_B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	16		16		9

Rev. 0 12/93

## *Dual-In-Line Plastic Packages (PDIP)*

NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.

2. Dimensioning and tolerancing per ANSI Y14.5M-1982.

3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.

4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.

5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).

6. E and e_A are measured with the leads constrained to be perpendicular to datum -C- .

7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.

8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).

9. N is the maximum number of terminal positions.

10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E24.3 (JEDEC MS-001-AF ISSUE D)
24 LEAD NARROW BODY DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8
C	0.008	0.014	0.204	0.355	-
D	1.230	1.280	31.24	32.51	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e_A	0.300 BSC		7.62 BSC		6
e_B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	24		24		9

Rev. 0 12/93

Small Outline Plastic Packages (SOIC)

M16.3 (JEDEC MS-013-AA ISSUE C)
16 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
B	0.013	0.0200	0.33	0.51	9
C	0.0091	0.0125	0.23	0.32	-
D	0.3977	0.4133	10.10	10.50	3
E	0.2914	0.2992	7.40	7.60	4
e	0.050 BSC		1.27 BSC		-
H	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	16		16		7
α	0°	8°	0°	8°	-

Rev. 1 6/05

NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.

2. Dimensioning and tolerancing per ANSI Y14.5M-1982.

3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.

4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.

5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.

6. "L" is the length of terminal for soldering to a substrate.

7. "N" is the number of terminal positions.

8. Terminal numbers are shown for reference only.

9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)

10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Package Outline Drawing

M24.3
24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE (SOIC)
Rev 2, 3/11

INDEX AREA

7.60 (0.299)
7.40 (0.291)

10.65 (0.419)
10.00 (0.394)

TOP VIEW

DETAIL "A"

1.27 (0.050)
0.40 (0.016)

SEATING PLANE

15.60 (0.614)
15.20 (0.598)

2.65 (0.104)
2.35 (0.093)

0.75 (0.029)
0.25 (0.010) x 45°

1.27 (0.050)

0.51 (0.020)
0.33 (0.013)

0.30 (0.012)
0.10 (0.004)

8°
0°

0.32 (0.012)
0.23 (0.009)

SIDE VIEW "A"

SIDE VIEW "B"

1.981 (0.078)

9.373 (0.369)

1.27 (0.050)

0.533 (0.021)

TYPICAL RECOMMENDED LAND PATTERN

NOTES:
1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
5. Terminal numbers are shown for reference only.
6. The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
7. Controlling dimension: MILLIMETER. Converted inch dimensions in ( ) are not necessarily exact.
8. This outline conforms to JEDEC publication MS-013-AD ISSUE C.

Small Outline Plastic Packages (SOIC)

M28.3 (JEDEC MS-013-AE ISSUE C)
**28 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE**

SYMBOL	INCHES MIN	INCHES MAX	MILLIMETERS MIN	MILLIMETERS MAX	NOTES
A	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
B	0.013	0.0200	0.33	0.51	9
C	0.0091	0.0125	0.23	0.32	-
D	0.6969	0.7125	17.70	18.10	3
E	0.2914	0.2992	7.40	7.60	4
e	0.05 BSC		1.27 BSC		-
H	0.394	0.419	10.00	10.65	-
h	0.01	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	28		28		7
α	0°	8°	0°	8°	-

Rev. 1, 1/13

TYPICAL RECOMMENDED LAND PATTERN

NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Shrink Small Outline Plastic Packages (SSOP)

M28.209 (JEDEC MO-150-AH ISSUE B)
**28 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.078	-	2.00	-
A1	0.002	-	0.05	-	-
A2	0.065	0.072	1.65	1.85	-
B	0.009	0.014	0.22	0.38	9
C	0.004	0.009	0.09	0.25	-
D	0.390	0.413	9.90	10.50	3
E	0.197	0.220	5.00	5.60	4
e	0.026 BSC		0.65 BSC		-
H	0.292	0.322	7.40	8.20	-
L	0.022	0.037	0.55	0.95	6
N	28		28		7
α	0°	8°	0°	8°	-

Rev. 2 6/05

NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.

2. Dimensioning and tolerancing per ANSI Y14.5M-1982.

3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.20mm (0.0078 inch) per side.

4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.20mm (0.0078 inch) per side.

5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.

6. "L" is the length of terminal for soldering to a substrate.

7. "N" is the number of terminal positions.

8. Terminal numbers are shown for reference only.

9. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.13mm (0.005 inch) total in excess of "B" dimension at maximum material condition.

10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Metric Plastic Quad Flatpack Packages (MQFP)

Q44.10x10 (JEDEC MS-022AB ISSUE B)
44 LEAD METRIC PLASTIC QUAD FLATPACK PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.096	-	2.45	-
A1	0.004	0.010	0.10	0.25	-
A2	0.077	0.083	1.95	2.10	-
b	0.012	0.018	0.30	0.45	6
b1	0.012	0.016	0.30	0.40	-
D	0.515	0.524	13.08	13.32	3
D1	0.389	0.399	9.88	10.12	4, 5
E	0.516	0.523	13.10	13.30	3
E1	0.390	0.398	9.90	10.10	4, 5
L	0.029	0.040	0.73	1.03	-
N	44		44		7
e	0.032 BSC		0.80 BSC		-

Rev. 2 4/99

NOTES:

1. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

2. All dimensions and tolerances per ANSI Y14.5M-1982.

3. Dimensions D and E to be determined at seating plane -C- .

4. Dimensions D1 and E1 to be determined at datum plane -H- .

5. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm (0.010 inch) per side.

6. Dimension b does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total.

7. "N" is the number of terminal positions.