
Computer Assignment4

"Multi Cycle Processor"

Ava Mirmohamadmahdi 810199501

Nesa Abbasimoghadam 810199457


<u>DataPath</u>



DataPath Verilog

```
module DataPath(memAddress, memWriteData, IROut, zero, memReadData, ALUOperation,
               PCSrc, ALUSrcB, PCLoad, IOrD, RegDst, MemToReg, IRWrite, ALUSrcA, RegWrite, clk, rst);
   output [11:0] memAddress;
   output [15:0] memWriteData, IROut;
   output zero;
   input [15:0] memReadData;
   input [2:0] ALUOperation;
    input [1:0] PCSrc, ALUSrcB;
   input PCLoad, IOrD, RegDst, MemToReg, IRWrite, ALUSrcA, RegWrite, clk, rst;
   wire [11:0] pcOut;
   wire [11:0] muxPcSrcOut;
   Register #(12) PC(pcOut, muxPcSrcOut, rst, PCLoad, clk);
   wire [11:0] muxIOrDOut;
   Mux2To1 #(12) MuxIOrD(muxIOrDOut, pcOut, IROut[11:0], IOrD);
   Register #(16) IR(IROut, memReadData, rst, IRWrite, clk);
   wire [15:0] MDROut;
   Register #(16) MDR(MDROut, memReadData, rst, 1'b1, clk);
   wire [2:0] muxRegDstOut;
   Mux2To1 #(3) MuxRegDst(muxRegDstOut, 3'd0, IROut[11:9], RegDst);
   wire [15:0] ALURegOut;
   wire [15:0] muxMemToRegOut;
   Mux2To1 #(16) MuxMemToReg(muxMemToRegOut, ALURegOut, MDROut, MemToReg);
   wire [15:0] readData1, readData2;
   RegFile RegisterFile(readData1, readData2, muxMemToRegOut, 3'd0, IROut[11:9], muxRegDstOut, RegWrite, rst, clk);
   wire [15:0] signExtend;
   assign signExtend = {{4{IROut[11]}}}, IROut[11:0]};
   wire [15:0] RegOutA, RegOutB;
   Register #(16) RegA(RegOutA, readData1, rst, 1'b1, clk);
   Register #(16) RegB(RegOutB, readData2, rst, 1'b1, clk);
   wire [15:0] AluSrcOutA, AluSrcOutB;
   wire [15:0] extendedPC;
   assign extendedPC = {4'd0, pcOut};
   Mux2To1 #(16) MuxALUSrcA(AluSrcOutA, extendedPC, RegOutA, ALuSrcA);
   Mux3To1 #(16) MuxALUSrcB(AluSrcOutB, RegOutB, 16'd1, signExtend, ALUSrcB);
   wire [15:0] ALUResult;
   ALU Alu(ALUResult, zero, AluSrcOutA, AluSrcOutB, ALuOperation);
   Register #(16) RegALU(ALURegOut, ALUResult, rst, 1'b1, clk);
   wire [11:0] extendedBranch;
   assign extendedBranch = {pcOut[11:9], IROut[8:0]};
   Mux3To1 #(12) MuxPcSrc(muxPcSrcOut, ALUResult[11:0], extendedBranch, IROut[11:0], PCSrc);
   assign memAddress= muxIOrDOut;
   assign memWriteData = RegOutA;
```

<u>Controller</u>



HINOL	Lunc	Aluoperation	Signals
010		OIO A79	Regunte 2 = 0 Reg Dst 2 = 0
011		011 Sub	Regwrite 2=0 Reg Dst2=0
000		buo 000	Regurite 2 = 0 Reg Ost 2 = 0
001		001 or	Requirez=0 Regostz=0
(11 (typec)	00000001	A رام عموان ورص می در ۱۵۱	Regwritez:1 RegDstz=1
III (Hypec)	0000000	100 My 65/ USE 1/B	Requiritez=1 Regostz=0
III (Hpec)	00100000	010 A99	Requirtez=1 ReaDStZ=0
III (typec)	0000 1000	011 Ring	Reguritez=1 Regiostz=0
III (typec)	000010000	ooo and	Regwrite 2=1 Reg DSTZ=0
III (typec)	0000000	001 or	Regurite 2=1 Reg DST 2=0
III (typec)	01000000	110 immot LA	Requirite 2 = 1 Regust 2=0
III (typec)	10000000	III NOD	Reguritez=0


Controller Verilog

```
{PCWrite, PCWriteCond, IOrD, MemWrite, MemRead, IRWrite, MemTOReg, RegWrite1, ALUSrcB, PCSrc, ALUOp, ALUSrcA} = 16'd5;
case(ps)
   IF: begin
       IOrD = 1'b0;
       MemRead = 1'b1;
       IRWrite = 1'b1;
ALUSrcA = 1'b0;
       ALUSrcB = 2'b01;
       ALUop = 3'b010;
       PCSrc = 2'b00;
       PCWrite = 1'b1;
    ID: begin
       {MemWrite, MemRead, IRWrite, RegWrite1, PCWrite, PCWriteCond} = 6'b0000000;
   Load1: begin
       MemRead = 1'b1;
   Load2: begin
       RegWrite1 = 1'b1;
       MemToReg = 1'b1;
       IOrD = 1'b1;
       MemWrite = 1'b1;
    Jump: begin
       PCSrc = 2'b10;
       PCWrite = 1'b1;
   BranchZ: begin
       ALUop = 3'b011;
       ALUSrcA = 1'b1;
        ALUSrcB = 2'b00;
        PCWriteCond = 1'b1;
        PCSrc = 2'b01;
    TypeC1: begin
       ALUSrcA = 1'b1;
ALUSrcB = 2'b00;
       ALUop = 3'b111;
    TypeC2: begin
        ALUop = 3'b111;
        RegWrite1 = 1'b0;
       MemToReg = 1'b0;
   Addi: begin
       ALUSrcA = 1'b1;
        ALUSrcB = 2'b10;
        ALUop = 3'b010;
    IState: begin
       RegWrite1 = 1'b1;
       MemToReg = 1'b0;
   Subi: begin
        ALUSTCB = 2'b10;
        ALUop = 3'b011;
   Andi: begin
        ALUSrcA = 1'b1;
        ALUSrcB = 2'b10;
        ALUop = 3'b000;
        ALUSrcA = 1'b1;
        ALUSrcB = 2'b10;
        ALUop = 3'b001;
```


Instructions


```
andi 0
                 \# R0 = 0
ori 2047
                 # R0 = 2047
add 0
                 # R0 = 4094
add 0
                 # R0 = 8188
add 0
                 # R0 = 16376
add 0
                 # R0 = 32752
addi 16
                 # R0 = 32768
mvto 4
                 \# R4 = 0x8000
andi 0
                 \# R0 = 0
mvto 5
                 \# R5 = \emptyset
                 # R6 = 0 maxIndex
mvto 6
                 # R0 = mem[100]
load 100
mvto 7
                 \# R7 = mem[100] -> max
load 101
                 # R0 = mem[101]
mvto 2
                 # R2 = mem[101] -> temp
sub 7
                \# R0 = temp - max
and 4
                # R0 & 0x8000
branch 5, 239 # R0 == 0
jump 244
mvfrom 2
                 \# R0 = temp
mvto 7
                 # max = temp
andi 0
                 \# R0 = 0
ori 01
                 \# R0 = 1
mvto 6
                 # R6 = 1 maxIndex
```

20 Random Numbers



Waveforms





→ اندیس بزرگترین عنصر در خانه ۲۰۴ ذخیره شده است.