
Computer Assignment2

"Single Cycle MIPS Processor"

Ava Mirmohamadmahdi 810199501

Nesa Abbasimoghadam 810199457

DataPath:



```
dule DataPath(instMemAddress, dataMemAddress, dataMemWriteData, zero, instruction, dataMemReadData, ALUOperation,
             RegDst, DataToWrite, MemToReg, ALUSrc, PCSrc, RegWrite, Jr, J, clk, rst);
 output [31:0] instMemAddress, dataMemAddress, dataMemWriteData;
 output zero;
 input [31:0] instruction, dataMemReadData;
 input [2:0] ALUOperation;
input [1:0] RegDst, DataToWrite;
 input MemToReg, ALUSrc, PCSrc, RegWrite, Jr, J, clk, rst;
 wire [31:0] pcOut;
 wire [31:0] muxJOut;
 Reg32Bit PC(pcOut, muxJOut, rst, 1'b1, clk);
 wire [31:0] adderPcOut;
 Adder32Bit AdderPc(adderPcOut, pcOut, 32'd4);
 wire [4:0] muxRegDstOut;
 Mux3To1 #(5) MuxRegDst(muxRegDstOut, instruction[20:16], instruction[15:11], 5'd31, RegDst);
 wire [31:0] muxDataToWriteOut;
 wire [31:0] ALUResult;
 wire [31:0] muxMemToRegOut;
 Mux3To1 #(32) MuxDataToWrite(muxDataToWriteOut, muxMemToRegOut, adderPcOut, ALUResult, DataToWrite);
 wire [31:0] readData1, readData2;
 RegFile RegisterFile(readData1, readData2, muxDataToWriteOut, instruction[25:21], instruction[20:16], muxRegDstOut, RegWrite, rst, clk);
 wire [31:0] signExtend;
 assign signExtend = {{16{instruction[15]}}}, instruction[15:0]};
 wire [31:0] AlUSrcOut;
 Mux2To1 #(32) MuxALUSrc(AlUSrcOut, readData2, signExtend, ALUSrc);
 ALU Alu(ALUResult, zero, readData1, AluSrcOut, ALuOperation);
 wire [31:0] shift2Beq;
 wire [31:0] adderBeqOut;
 assign shift2Beq = signExtend << 2;</pre>
 Adder32Bit AdderBeq(adderBeqOut, adderPcOut, shift2Beq);
 wire [31:0] muxPCSrcOut;
 Mux2To1 #(32) MuxPCSrc(muxPCSrcOut, adderPcOut, adderBeqOut, PCSrc);
 wire [27:0] shiftJOut;
 wire [31:0] jOut;
 assign shiftJOut = {instruction[25:0], 2'b00};
 assign jOut = {adderPcOut[31:28], shiftJOut};
 wire [31:0] muxJrOut;
 Mux2To1 #(32) MuxJr(muxJrOut, jOut, readData1, Jr);
 Mux2To1 #(32) MuxJ(muxJOut, muxPCSrcOut, muxJrOut, J);
 Mux2To1 #(32) MuxMemToReg(muxMemToRegOut, ALUResult, dataMemReadData, MemToReg);
 assign instMemAddress= pcOut;
 assign dataMemAddress = ALUResult;
 assign dataMemWriteData = readData2;
```


Controller:

	Regost	ALUSTC	Mem to Reg	Reg	Mem Read	Mem write	pesrc	ALU Operation	J	Jr	Data
add	ol	0	1	1	-	٥	0	010	٥	-	00
Sub	ol	0	ı	1	-	0	0	011	0	_	00
and	ol	0	1	ı	-	0	0	000	0	-	00
or	ol	0	1	1	-	0	0	001	0	_	00
sit	01	0	1	1	-	ı	0	111	0	-	do
slti	00	1	-	1	-	0	0	111	0	_	10
lω	00	1	1	1	ı	0	0	010	0	_	90
Sω	-	1	1	0	-	1	0	010	0	-	-
beg	-	0	-	0	-	0	don't	011	0	-	-
j	-	_	-	٥	-	0	0	-	ı	0	-
إمل	lo	-	-	1	-	0	0	-	1	0	01
jr	-	-	-	a	_	0	0	-	1	1	-
addi	00	1	0	1	_	0	0	010	0	-	00

```
module AluController(ALUoperation, ALUop, func);
    output reg [2:0] ALUoperation;
    input [1:0] ALUop;
    input [5:0] func;
    parameter[5:0] And = 6'b100100, Or = 6'b100101, Add = 6'b100000, Sub = 6'b100010, Slt = 6'b101010;
    always@(ALUop, func) begin
        ALUoperation = 3'b010;
        if(ALUop == 2'd0) // lw or sw
            ALUoperation = 3'b010;
        else if(ALUop == 2'd1) // beq
            ALUoperation = 3'b011;
        else if(ALUop == 2'd2) begin
            case(func)
                And: ALUoperation = 3'b000;
                Or: ALUoperation = 3'b001;
                Add: ALUoperation = 3'b010;
                Sub: ALUoperation = 3'b011;
                Slt: ALUoperation = 3'b111; // slt & slti
                default: ALUoperation = 3'b000;
            ALUoperation = 3'b111;
```

```
parameter [5:0] RType = 6'b000000, Lw = 6'b100011, Sw = 6'b101011, Beq = 6'b000100, Addi = 6'b001000,
   Jump =6'b000010, Jal = 6'b000011, JumpR = 6'b000110, Slti = 6'b001010;
   always @(opc)begin
    {RegDst, ALUSrc, MemToReg, RegWrite, MemRead, MemWrite, branch, ALUop, J, Jr, DataToWrite} = 14'd0;
   case (opc)
       RType : begin
            RegDst = 2'b01;
            RegWrite = 1'b1;
            ALUop = 2'b10;
       Addi: begin
            RegWrite = 1'b1;
           ALUSrc = 1'b1;
       Sw : begin
           ALUSrc = 1'b1;
           MemWrite = 1'b1;
           ALUSrc = 1'b1;
           MemToReg = 1'b1;
           RegWrite = 1'b1;
           MemRead = 1'b1;
        Jump: begin
           J = 1'b1;
       JumpR: begin
           Jr = 1'b1;
            J = 1'b1;
       Jal: begin
           RegDst = 2'b10;
           DataToWrite = 2'b01;
            J = 1'b1;
       Beq : begin
           branch = 1'b1;
           ALUop = 2'b01;
       Slti: begin
           RegWrite = 1'b1;
           ALUSrc = 1'b1;
           ALUop = 2'b11;
           DataToWrite = 2'b10;
       end
   endcase
assign PCSrc = branch & zero;
```

Instruction Formats:



Cpp code – Find Max Numebr:

Assembly Instructions:

```
R1, 1000(R0)
          LW
          ADDI R2, R1, 0
          ADDI R3, R0, 1
          ADDI R8, R0, 0
          ADDI R4, R0, 20
          BEQ R3, R4, afterLoop
loop:
          ADD R5, R0, 0
          ADD R5, R5, R5
          ADD R5, R5, R5
          LW
               R6, 1000(R5)
          SLT R7, R2, R6
          BEQ R7, R0, endLoop
          ADD R2, R6, R0
          ADD R8, R3, R0
endLoop:
          ADDI R3, R3, 1
          J
               loop
               R2, 2000(R0)
afterLoop: SW
          SW
                R8, 2004(R0)
```

20 random numbers:

