Experiment #2 - FPGA Realization of Radix-4 Multiplier

Ava Mir - Nesa Abbasi, 810199501-810199457

1.1




Fig. 1 DataPath




Fig. 2 Controller

```
1.3
                                                    output [15:0] out, output [2:0] selA, input loadLsbA, loadMsbA, loadLsbB, loadMsbB, initA,
initP, shiftA, loadPartial, input [7:0] in, input[1:0] selMux, input selAddSub, muxSel, clk, rst);
               wire [16:0] outA;
wire [15:0] outB, shiftB, outP, outMux, addSubOut;
assign shiftB = outB << 2;
                         gm shift8 = out8 << 2;

{31:8} Res;

{31:8} Res;

{43:8} Res = {addSubOut, outA[16:1]};

gm seal A = outA[2:8];

gm seal A = outA[2:8];

tregA registerShA(outA, clk, rst, initA, loadLabA, loadMabA, shiftA, addSubOut[1:8], in);

B registerM(outB, clk, rst, loadLabB, loadMabB, in);

Partial registerM(outB, clk, rst, initP, loadPartial, {addSubOut[15], addSubOut[15], addSubOut[15:2]});

mux(outMux, selMux, shiftB, 16'dB, outB, 16'dB);

er addSub(addSubOut, selAddSub, outMux, outP);

2 mux2(out, muxSel, Res);
```

Fig. 3 DataPath Verilog

```
ns = 10le;
(initCounter, initPartial, initA, shiftA, loadLsbA, loadMsbA, loadLsbB, loadMsbB, cntEn, loadPartial,
selAddSub, muxSel, done} = 13'GB;
                         sections are property and property and property are property as a section of the property and property are property as a section of the property as a section of the property as a section of the property are property as a section of the prope
                                                     = getB ? LsbB : WaitB;
adLsbB = getB ? 1'b0 : 1'b1;
                         WaitB: begin
ns = getB ? MsbB : WaitB;
                d
xSelect1: begin
ns = putOut ? MuxSelect1 : MuxSelect2;
muxSel = 1'b1;
done = 1'b1;
lways@(posedge clk, posedge rst)begin
if(rst)
ps <= Idle;
else
ps <= ns;
      d
always @(posedge clk, posedge rst) begin
if (rst)
counter <= 3'de;
else if(cntEn)
counter <= counter + 1'b1;
else if(cntCounter)
counter <= 3'de;
end
      assign co = &counter:
```

Fig. 4 Controller Verilog

Fig. 5 TestBench Verilog

1.5

We enter 3 for A input and 5 for B input. First we enter 8'd0 for MsbA and 8'd3 for LsbA, then we enter 8'd0 for MsbB and 8'd5 for LsbB. 8'd15 will be received as Lsb of the output and 8'd0 will be received as Msb of the output. The end result is what we expected.




Fig. 6 Waveform

2.5




Fig. 7 RTL View

2.7

We pressed buttons in following orders:

- 1. Rst
- 2. Press Start button(Key2)
- 3. Show 8'd0 with switches
- 4. Press GetA button(Key0)
- 5. Show 8'd3 with switches
- 6. Press GetA button(Key0)
- 7. Show 8'd0 with switches
- 8. Press GetB button(Key1)
- 9. Show 8'd5 with switches
- 10. Press GetB button(Key1)
- 11. Press PutOut button(Key3)
- 12. Press PutOut button(Key3)

After we pressed the PutOut button for the first time, We received the Lsb of the output which is 4'hF(15 in Decimal). And when we pressed the PutOut button for the second time, We received the Msb of the output which is 4'h0(0 in Decimal). So the final output was 15 as we expected.



Fig. 8 FPGA Result(Lsb)



Fig. 9 FPGA Result(Msb)