UniversalPps Analyzer

Reference Manual

Product Info	
Product Manager	Sven Meier
Author(s)	Sven Meier
Reviewer(s)	-
Version	1.3
Date	06.04.2020

Copyright Notice

Disclaimer

The information available to you in this document/code may contain errors and is subject to periods of interruption. While NetTimeLogic GmbH does its best to maintain the information it offers in the document/code, it cannot be held responsible for any errors, defects, lost profits, or other consequential damages arising from the use of this document/code.

NETTIMELOGIC GMBH PROVIDES THE INFORMATION, SERVICES AND PRODUCTS AVAILABLE IN THIS DOCUMENT/CODE "AS IS," WITH NO WARRANTIES WHATSOEVER. ALL EXPRESS WARRANTIES AND ALL IMPLIED WARRANTIES, INCLUDING WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF PROPRIETARY RIGHTS ARE HEREBY DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT SHALL NETTIMELOGIC GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, CONSEQUENTIAL, SPECIAL AND EXEMPLARY DAMAGES, OR ANY DAMAGES WHATSOEVER, ARISING FROM THE USE OR PERFORMANCE OF THIS DOCUMENT/CODE OR FROM ANY INFORMATION, SERVICES OR PRODUCTS PROVIDED THROUGH THIS DOCUMENT/CODE, EVEN IF NETTIMELOGIC GMBH HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

IF YOU ARE DISSATISFIED WITH THIS DOCUMENT/CODE, OR ANY PORTION THEREOF, YOUR EXCLUSIVE REMEDY SHALL BE TO CEASE USING THE DOCUMENT/CODE.

Overview

NetTimeLogic's PPS Analyzer is specifically designed for (PTP) Plugfests where multiple devices are synchronizing each other, and the accuracy of the individual devices shall be measured via PPS (offset from reference PPS). The device has 8 PPS inputs that are measured simultaneously, and it synchronizes itself to an additional reference PPS input. Additionally, it has a PPS output of the synchronized clock which is used for PPS measurement. Multiple PPS Analyzers can be connected to the same host and are all discovered automatically. It uses a serial interface (mostly over USB) to access the registers in the FPGA. In the FPGA it uses NetTimeLogic's configuration IP which represents an AXI Master to the other IP cores. It uses a proprietary protocol to convert the serial data stream from/to AXI register access. The core part consists of the following NetTimeLogic IP cores: PPS Slave IP core, PPS Master IP core, Adjustable Counter Clock IP core and multiple instances of the Signal Timestamper IP core. The tool needs no configuration and self-discovers all cores available in the design. It allows to access all registers in the design (also third party) which are connected to the AXI bus.

The PPS analyzer is implemented on an Arty Development Board from Digilent © with a specific shield which contains a serial termination of 20 Ohm and 3.3V buffers which allow PPS inputs of up to 15V.

Key Features:

- 8 PPS Inputs
- 1 Reference PPS Input
- 1 Reference PPS Output
- Optional 1 Calibration PPS Output
- Optional 2 Threshold Outputs (High Low)
- Optional EEPROM for Delay compensation
- Synchronized Clock via PPS
- Timestamp resolution 10ns
- PPS compensated for synchronization error introduced by the reference PPS
- Delay compensation of input buffers and cable lengths (global)
- Cable Compensation individually on each PPS input
- Save Screen as PNG, JPG or TIFF
- Log values as CSV

Revision History

This table shows the revision history of this document.

Version	Date	Revision
0.1	16.04.2018	First draft
1.0	21.06.2018	Added logging
1.1	15.02.2019	Added delay screen
1.2	10.02.2020	Added threshold screen
1.3	06.04.2020	Added protocol and Register map

Table 1: Revision History

Content

Definitions

Definitions	
PPS Slave Clock	A clock that can synchronize itself to a PPS input
PPS Master Clock	A clock that generates a PPS to synchronize other nodes via a PPS output
Signal Timestamper	A core which takes timestamps on a edge of a signal and can compensate delays
Offset	Phase difference between clocks
Drift	Frequency difference between clocks

Table 2: Definitions

Abbreviations

Abbreviations	
AXI	AMBA4 Specification (Stream and Memory Mapped)
CSV	Character separated value
PPS	Pulse Per Second
PS	PPS Slave
PM	PPS Master
TS	Timestamp
FPGA	Field Programmable Gate Array
VHDL	Hardware description Language for FPGA's

Table 3: Abbreviations

1 Introduction

1.1 Context Overview

The PPS Analyzer is designed to compare PPS references from multiple sources simultaneously and check their accuracy against a reference PPS. It synchronizes itself to the reference PPS input and generates a reference PPS from this synchronized clock. The PPS is compensated for the input and output delays introduced by the 3.3V buffers. The 3.3V buffers are optional but it has to be taken care of, that the PPS input and output pins are directly connected to the FPGA input via a 20 Ohm serial resistor. Also the design compensates the delay of the 3.3V buffer which means that if the buffers are not inserted the reference clock has an offset of the 3.3V buffers (25ns). This however has no influence on the accuracy measurement since the delay applies to all Inputs including the reference PPS. Only the output PPS is then shifted by the sum of output and input delay (50ns).
All PPS cables shall be of the same length, and can be compensated for in 5ns steps.



Figure 1: Context Block Diagram

1.2 Function

The PPS Analyzer synchronizes itself to the reference PPS via the NetTimeLogic PPS Slave IP core and generates a reference PPS based on the synchronized clock via the NetTimeLogic PPS Master IP Core. The 8 PPS inputs are timestamped via the NetTimeLogic Signal Timestamper IP core on the rising edge of the PPS input. The timestamps are then passed to the application where the difference to the next or last second overflow of the reference clock which is synchronized to the

reference PPS is calculated. The current error of the reference PPS is also measured via an additional Timestamper and can be used to compensate the error introduced by the synchronization in the application.

2 PPS Analyzer

2.1 Hardware

The PPS Analyzer hardware is built out of two components:

- The FPGA Module
- A custom Arduino Shied which contains the 3.3V buffers (M74HC4050B1R), the 4.7kOhm termination resistors to protect the FPGA from to high input voltages and the BNC connectors.

The Arty board is an FPGA board from Digilent Inc. with an Artix7 FPGA from Xilinx. (http://store.digilentinc.com/arty-board-artix-7-fpga-development-board-for-makers-and-hobbyists/)
The PPS Analyzer is designed for 3.3V PPS inputs but allows also higher PPS inputs up to 15V if the 3.3V buffers (M74HC4050B1R) are used. If no buffers are used make sure that your inputs are providing 3.3V voltage levels.
Since the shield contains no logic except of ensuring correct voltage levels and protecting the FPGA IO pins it can be easily built yourself, the only requirement is that the pins are connected to the correct IOs (See 2.1.1 for details).
The shield can be bought as full assembled and calibrated kit or as a DIY kit.



Figure 2: PPS Analyzer Shield



Figure 3: PPS Analyzer Shield with Base Board

2.1.1 Pinout

The signals are connected to the following pins on the Arty board, naming is according to printing on the board.

Signal Name	Arty Pin	FPGA Pin	Description
REF_PSS_IN	IO26	U11	Reference PPS input
PPS1	IO27	V16	Measure PPS input 1
PPS2	IO28	M13	Measure PPS input 2
PPS3	IO29	R10	Measure PPS input 3
PPS4	IO30	R11	Measure PPS input 4
PPS5	IO31	R13	Measure PPS input 5
PPS6	IO32	R15	Measure PPS input 6
PPS7	IO33	P15	Measure PPS input 7
PPS8	IO3	T11	Measure PPS input 8
REF_PPS_OUT	IO6	T15	(Reference) PPS output
PPS_CALIB_OUT	IO7	T16	Calibration PPS output (not aligned in any way)
TH_LOW	IO40	P18	Threshold Low output

TH_HIGH	IO41	N17	Threshold High output
I2C_DATA	IO11	U18	I2C Data in/output
I2C_CLK	IO12	R17	I2C Clock output
I2C_WP	IO12	P17	I2C Write Protect output

Table 4: Pinout



Figure 4: Arty (source Digilent Inc)

2.2 Software

The PPS Analyzer software is a simple Qt application, discovering and connecting to all available PPS Analyzer hardware (via USB/UART) connected and starting to show the PPS measurements.

The measurement screen (only current) can be saved, cleared and it can be chosen to use compensated or raw values. In general, the compensated values should be used since this removes much of the synchronization error introduces by the reference PPS.

In addition to saving the screen the measurement values can be logged as CSV file (separator ";"). Once the logging is started all new values are logged to a file until

logging is stopped or the application closed. Every time a log is started a new file with the date is created (can be changed).



Figure 5: PPS Analyzer Software Connected

Figure 6: PPS Analyzer Software PPS



Figure 7: PPS Analyzer Saved Screenshot

Also, the delays of the individual PPS can be configured to compensate. The delay can be to compensate different delays on input buffers or different delays due to different cable lengths from the source to the PPS inputs. The configured delay is subtracted from the measured offset for each PPS individually, positive and negative values are possible.
First choose the PPS Analyzer on which you want to configure the delays then choose the PPS input to correct. If you are done with an Analyzer press “Change Delays”, only then the values will have an effect.
Note: Be aware, that changing the delay on the reference PPS has an influence on all PPS belonging to the same analyzer.



Figure 8: PPS Analyzer Software Delay Screen

In addition you can set the Threshold per PPS. When a specific signal exceeds the configured Threshold level the corresponding Threshold signal is set and the Status pictures changes.



Figure 9: PPS Analyzer Software Threshold Screen



Figure 10: PPS Analyzer Threshold State

2.3 Run

1. Connect the Arty board via USB (which is combined JTAG and UART)
2. Download the bitstream to your Arty (via JTAG or flashed)
3. Connect a PPS to the REF_PPS_IN input
4. Connect the other PPS inputs (if not all are used make sure they are on a stable 0 logic level, there are weak pull downs on the pins).
5. Open the Universal PPS Analyzer application
6. Press Connect
7. Wait until the grey signal which is the reference PPS error is close to zero and the InSync LED is lit on the Arty, then clear the screen.
8. Check your PPS signals

2.4 Download and buy your Shield

If you want to buy a PPS shield from us, either as fully assembled and calibrated kit or as a DIY kit, contact us via contact@nettimelogic.com.

The bitstream and application can be downloaded from http://www.nettimelogic.com/downloads.php

The source code of the GUI can be found here:
https://github.com/NetTimeLogic/UniversalPpsAnalyzer
The download page is password protected, contact us via contact@nettimelogic.com to get access.

The PPS Analyzer software is free of charge and available under the LGPL 3.0 license. The FPGA part is available as freeware, binary only.

3 Interface and Protocol Basics

3.1 UART Interface

For the communication between the FPGA and the Host a UART is used. This UART interface is handled via the onboard USB UART (FTDI). The following parameters are used:

- 1 Start bit
- 8 Data bits
- 1 Stop bit
- No Parity bit
- Baudrate: 1000000Baud (1MBaud)
- Line Ending <CR><LF>

3.2 Protocol

The protocol run on the UART is a proprietary protocol defined by NetTimeLogic. It is a simple protocol with no retransmission and therefore also not failsafe. The protocol uses ASCII characters, so it can also be entered directly from a terminal (e.g. TeraTerm).
A couple of extra characters are used in the Data stream to allow synchronization of start and end of the commands as well as separation of the individual fields.
The command always starts with a '$' character followed by a two-character command code. Then individual fields can follow, each field is separated by a ',' character. After the fields a '*' character indicates the end of the command and that a checksum is followed, the two characters of checksum are followed. The command is ended with a <CR><LF> (carriage return and line feed) combination. The checksum is optional for the host and can be left away, in this case the '*' character is also left away. The checksum XOR combines all received bytes between the '$' and '*' characters (not including) starting with 0x00 as starting value. If a checksum is present, the checksum is checked and an error is signaled by the FPGA to the host if the checksum is not correct and the command ignored.
The protocol engine in the FPGA allows empty lines and comments be transferred also via UART. A comment line starts with "--" characters. This functionality, and the fact that the checksum is optional can be used if the whole content of a file containing not only commands but also comments is copied to a terminal. The PPS Analyzer GUI will always send only commands from the host to the FPGA and always with a checksum.

3.2.1 Write Command and Write Response

The two messages described here are used for writing a register.

The format of the write command looks the following:

$WC,<ADDRESS>,<DATA>*<CHECKSUM><CR><LF>

e.g. : $WC,0x50000000,0x40000001*14

A write command is always issued by the host.
The write command starts with the command identifier of the two characters "WC". Following the identifier, the 32bit AXI address to be written in hexadecimal format is added. Following the address, 32bit of write data in hexadecimal format is added. Both address and data have to start with "0x" followed by 8 hexadecimal characters.

A write command will always trigger a write response in the FPGA. If something goes wrong an error response is sent containing an error code.

The format of the write response looks the following:

$WR,<ADDRESS>*<CHECKSUM><CR><LF>

e.g. : $WR,0x50000000*64

A write response is always issued by the FPGA.
The write response starts with the command identifier of the two characters "WR". Following the identifier, the 32bit AXI address written in hexadecimal format is added which is the address which was written in the FPGA (as in the examples, 0x50000000). The address has to start with "0x" followed by 8 hexadecimal characters.

3.2.2 Read Command and Write Response

The two messages described here are used for reading a register.

The format of the read command looks the following:

$RC,<ADDRESS>*<CHECKSUM><CR><LF>

e.g. : $RC,0x50000000*70

A read command is always issued by the host.
The read command starts with the command identifier of the two characters “RC”. Following the identifier, the 32bit AXI address to be read in hexadecimal format is added. The address has to start with “0x” followed by 8 hexadecimal characters.

A read command will always trigger a read response in the FPGA. If something goes wrong an error response is sent containing an error code.

The format of the read response looks the following:

$RR,<ADDRESS>,<DATA>*<CHECKSUM><CR><LF>

e.g. : $RR,0x50000000,0x00000001*04

A read response is always issued by the FPGA.
The read response starts with the command identifier of the two characters “RR”. Following the identifier, the 32bit AXI address read in hexadecimal format is added which is the address which was read in the FPGA (as in the examples, 0x50000000). Following the address, 32bit of read data read in hexadecimal format is added. Both address and data have to start with “0x” followed by 8 hexadecimal characters.

3.2.3 Connect Command and Connect Response

The two messages described here are used for testing the connection, for e.g. to figure out if a system is connected that supports this protocol.

The format of the connect command looks the following:

$CC*<CHECKSUM><CR><LF>

e.g. : $CC*00

A connect command is always issued by the host.
The connect command starts with the command identifier of the two characters "CC".

A connect command will always trigger a connect response in the FPGA. If something goes wrong an error response is sent containing an error code.

The format of the connect response looks the following:

$CR*<CHECKSUM><CR><LF>

e.g. : $CR*11

A connect response is always issued by the FPGA.
The connect response starts with the command identifier of the two characters "CR".

3.2.4 Error Response

The error messages described here is used when something goes wrong. It is always issued as reaction to another command.

The format of the error response looks the following:

$ER,<ERROR CODE>*<CHECKSUM><CR><LF>

e.g. : $ER,0x00000003*70

An error response is always issued by the FPGA.
The error response starts with the command identifier of the two characters “ER”.
Following the identifier, a 32bit error code in hexadecimal format is added.
The enumeration of the errors as of today is as following:

- 0x00000000: Checksum error
- 0x00000001: Unknown command (or error in command)
- 0x00000002: Read error on AXI
- 0x00000003: Write error on AXI
- 0x00000004: Access timeout error on AXI (illegal address, no answer)

4 Register Map

The PPS Analyzer FPGA Design contains 9 PPS Timestamper, one for the Reference PPS Input (REF_PPS_ IN) and 8 for the DUT PPS Inputs (PPS1-PPS8) and the IO module to set the threshold outputs:

- 0x10000000 - 0x1000FFFF: Timestamper REF_PPS_ IN
- 0x20000000 - 0x2000FFFF: Timestamper PPS1
- 0x30000000 - 0x3000FFFF: Timestamper PPS2
- 0x40000000 - 0x4000FFFF: Timestamper PPS3
- 0x50000000 - 0x5000FFFF: Timestamper PPS4
- 0x60000000 - 0x6000FFFF: Timestamper PPS5
- 0x70000000 - 0x7000FFFF: Timestamper PPS6
- 0x80000000 - 0x8000FFFF: Timestamper PPS7
- 0x90000000 - 0x9000FFFF: Timestamper PPS8
- 0xC0000000 - 0xC000FFFF: Threshold IO for TH_LOW and TH_HIGH

Each Timestamper has its own Registerset at the defined base addresses above, the register description of the Timestamper registers and functionality can be found here: https://www.nettimelogic.com/resources/Clk_SignalTimestamper_ReferenceManual.pdf Chapter 3.

For the Threshold the following register exist

- 0xC0000000: Data Output Register (RW)
  - Bit0: Threshold Low (TH_LOW) Output state (0=low, 1=high)
  - Bit1: Threshold High (TH_HIGH) Output state (0=low, 1=high)

A List of tables

B List of figures