




32-bit Microcontrollers and Application Processors



Instruction Encoding February 2009



Everywhere You Are®

AVR Instruction Set Encoding



READING

- 1. "AVR Instruction Set" document doc0856 "The Program and Data Addressing Modes."
- 2. In this lecture I will teach you how to translate your assembly code into machine code and vice-versa. You can learn more about each instruction in the AVR Studio 4 Help documentation (Help Assembler help) or "AVR Instruction Set" document doc0856.
- 3. LSL Logical Shift Left, and LSR Logical Shift Right in the AVR Studio, AVR Assembler Help documentation or "AVR Instruction Set" document doc0856.
- 4. Section 6.4 "General Purpose Register File" and Section 7.3 "SRAM Data Memory" except section 7.3.1 in the ATmega328P datasheet

CONTENTS

Reading	2
Contents	3
Instruction Set Mapping	4
ATmega328P Operand Locations	5
Data Addressing Modes	6
Direct Register Addressing, Single Register Direct Register Addressing, Two of 32 8-bit General Purpose Registers Rd and Rr	7
Direct I/O Addressing (including SREG) Direct SRAM Data Addressing. Immediate Indirect SRAM Data with Displacement. Indirect SRAM Data Addressing with Pre-decrement and Post-increment Indirect Program Memory Addressing (Atmel Program Memory Constant Addressing) Control Transfer.	
Direct	
Program Decoding – Who Am I?	19
Program Encoding – Display	20
Program Encoding – Turn left	21
Program Encoding – In Forest and spiTxWait	22
Program Encoding – BCD to 7-Segment Display	23
Program Decoding – SRAM Indirect	24
Appendix A – ATmega328P Instruction Set	25
Appendix B – Arduino Proto-Shield Schematic	28
Solutions	29

INSTRUCTION SET MAPPING

The *Instruction Set* of our AVR processor can be functionally divided (or classified) into: Data Transfer Instructions, Arithmetic and Logic Instructions, Bit and Bit-Test Instructions, Control Transfer (Branch) Instructions, and MCU Control Instructions.

While this functional division helps you quickly find the instruction you need when you are writing a program; it does not reflect how the designers of the AVR processor mapped an assembly instruction into a 16-bit machine instruction. For this task a better way to look at the instructions is from the perspective of their addressing mode. We will divide AVR instructions into the following addressing mode types.

Data Addressing Modes

- Direct Register Addressing, Single Register
- Direct Register Addressing, Two 32 General Purpose Registers Rd and Rr
- Direct Register Addressing, Two 16 and 8 General Purpose Registers Rd and Rr
- Direct I/O Addressing (including SREG)
- Direct I/O Addressing, First 32 I/O Registers
- Direct SRAM Data Addressing
- Immediate 8-bit Constant
- Immediate 6-bit and 4-bit Constant
- Indirect SRAM Data Addressing with Pre-decrement and Post-increment
- Indirect Program Memory Addressing (Atmel Program Memory Constant Addressing)


Control Transfer

- Direct
- Relative, Unconditional
- Relative, Conditional
- Indirect


MCU Control Instructions

ATMEGA328P OPERAND LOCATIONS


When selecting an addressing mode you should ask yourself where the operand is (data) located within the AVR processor.




DATA ADDRESSING MODES DIRECT REGISTER ADDRESSING, SINGLE REGISTER




DIRECT REGISTER ADDRESSING, TWO OF 32 8-BIT GENERAL PURPOSE REGISTERS RD AND RR







DATA ADDRESSING MODES Multiply



DATA ADDRESSING MODES DIRECT I/O ADDRESSING (INCLUDING SREG)




DIRECT SRAM DATA ADDRESSING




IMMEDIATE

IMMEDIATE, 8-BIT CONSTANT SOURCE OPERAND WITH REGISTER DESTINATION OPERAND (R15 < Rd)




IMMEDIATE, 6-BIT UNSIGNED CONSTANT (0 – 63) SOURCE OPERAND WITH ONE OF FOUR (4) 16-BIT REGISTERS (R25:R24, X, Y, Z)




IMMEDIATE, 4-BIT CONSTANT SOURCE OPERAND




INDIRECT SRAM DATA WITH DISPLACEMENT



INDIRECT SRAM DATA ADDRESSING WITH PRE-DECREMENT AND POST-INCREMENT




INDIRECT PROGRAM MEMORY ADDRESSING (ATMEL PROGRAM MEMORY CONSTANT ADDRESSING)



15 12	11 8	7 4	3 0
1001	000d	dddd	010 <mark>0</mark>
1001	000d	dddd	010 <mark>1</mark>
1000	0101	1100	1000


note: R0 implied

Flash Program Memory




CONTROL TRANSFER DIRECT

All control transfer addressing modes modify the program counter.




CONTROL TRANSFER

INDIRECT



CONTROL TRANSFER RELATIVE

UNCONDITIONAL



brlo k

brpl k

brne k

brcc k

brsh k

NOTES

1. See Register Direct Addressing for encoding of skip register bit set/clear instructions sbrc and sbrs.

brmi k

breq k

000 brcs k

2. See I/O Direct Addressing for encoding of skip I/O register bit set/clear instructions sbis and sbic.

010


001

Ν

Z

С

MCU CONTROL INSTRUCTIONS



PROGRAM DECODING - WHO AM I?

Addr Machine Instruction	
Who_Am_I #1:	
0204 9a5d,,	// I/O direct
0205 985d,,	// I/O direct
0206 9508	
Who Am I #2:	
01f8 934f	// Indirect SRAM Data Addressing
01f9 b74f,,	// I/O Direct
01fa 930f	// Indirect SRAM Data Addressing
01fb 9180 0103,,	// Direct SRAM Data Addressing
01fd 9100 0102,,	// Direct SRAM Data Addressing
01ff 2380,	// Direct Register Addressing,
0200 910f	// Indirect SRAM Data Addressing
0201 bf4f,,	// I/O Direct
0202 914f	// Indirect SRAM Data Addressing
0203 9508	

PROGRAM ENCODING - DISPLAY

ret

PROGRAM ENCODING - TURN LEFT

```
; ----- Turn Left -----
turnLeft:
       push reg_F
       in
            reg_F,SREG
  :
       lds
            work0, dir
                             // x = work0 bit 1, y = work0 bit 0
             work0,0
                             // store y into T
       bst
       bld
             work1,1
                             // load dir.1 from T (dir.1 = y)
             work0
                             // store /x
                                           into T
       com
             work0,1
       bst
                             // load dir.0 from T (dir.0 = /x)
       bld
             work1,0
             dir, work1
       sts
       out
             SREG, reg_F
             reg_F
       pop
       ret
```

PROGRAM ENCODING — IN FOREST AND SPITXWAIT

inForest:

s Machine	Instru	ıction					
	ldi	<pre>ZL,low(table<<1)</pre>	// load	d addre	ss of	look-up	
	lds	work0, row	// SRAM	M row a	ddres	s = 0101	
	cpi	work0, 0xFF					
	breq	yes					
	clr	cppReg	// Comp	pare to	eor	cppReg,	cppReg
	rjmp	endForest					
	ser	cppReg	// comp	pare to	ldi	cppReg,	0xFF
est:							
	ret						
ait:							
	in	work0,SPSR					
	bst	work0,SPIF					
	brtc	spiTxWait					
	ret						
	est:	ldi lds cpi breq clr rjmp ser est: ret fait: in bst brtc	ldi	ldi ZL,low(table<<1) // loadlds work0, row // SRAM cpi work0, 0xFF breq yes clr cppReg // Comp rjmp endForest ser cppReg // comp est: ret ait: in work0,SPSR bst work0,SPIF brtc spiTxWait	lds work0, row	ldi ZL,low(table<<1) // load address of lds work0, row // SRAM row addres cpi work0, 0xFF breq yes clr cppReg // Compare to eor rjmp endForest ser cppReg // compare to ldi est: ret ait: in work0,SPSR bst work0,SPIF brtc spiTxWait	ldi

PROGRAM ENCODING - BCD TO 7-SEGMENT DISPLAY

- Program Memory Indirect is great for implementing look-up tables located in Flash program memory including decoders (gray code → binary, hex → seven segment, ...)
- In this example I build a 7-segment decoder in software.

BCD_to_7SEG:

```
Address Machine Instruction
0131
             ldi
                   ZL,low(table<<1) // load address of look-up</pre>
             ldi
0132 _____
                   ZH,high(table<<1)</pre>
0133 _____
             clr
                   r1
                   ZL, r16
0134
              add
                   ZH, r1
0135 _____
              adc
0136 _____
             lpm
                   spi7SEG, Z
0137
             ret
0138 _____ table: DB 0b01111110, 0b0110000, 0b1101101 ...
```

PROGRAM DECODING - SRAM INDIRECT

Write and encode a program to set to ASCII Space Character (0x20), all the bytes in a 64-byte Buffer.

APPENDIX A – ATMEGA328P INSTRUCTION SET¹

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTIONS				
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z.C.N.V.H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	RdI,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	RdI,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	Rd ← Rd • (0xFF - K)	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd − 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMULS FMULS	Rd, Rr Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$ $R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C Z.C	2
FMULSU	Rd, Rr	Fractional Multiply Signed	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUC		Fractional Multiply Signed with Unsigned	H1:H0 ← (H0 X Hr) << 1	2,0	Z
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP	К	Indirect Jump to (Z)	PC ← Z	None	2
JMP ⁽¹⁾	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL	^	Indirect Call to (Z)	PC ← Z	None	3
CALL ⁽¹⁾	k	Direct Subroutine Call	PC ← k	None	4
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	I	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd.Rr	Compare	Bd-Br	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Bd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC ← PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRTC					
BRTC BRVS BRVC	k	Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared	if (V = 1) then PC ← PC + k + 1 if (V = 0) then PC ← PC + k + 1	None None	1/2


¹ Source: ATmega328P Data Sheet http://www.atmel.com/dyn/resources/prod_documents/8161S.pdf Chapter 31 Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	8	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	T ← Rr(b)	T	1 1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None C	1 1
SEC		Set Carry Clear Carry	C←1 C←0	C	1 1
SEN			N←1	N	1
CLN		Set Negative Flag Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z←1	Z	1
CLZ		Clear Zero Flag	7←0	Z	+ +
SEI		Global Interrupt Enable	I←1	1	1
CLI		Global Interrupt Disable	1←0	- li	1
SES		Set Signed Test Flag	S←1	s	1
CLS		Clear Signed Test Flag	S←0	s	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T←1	T	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H←1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I	NSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	Y ← Y - 1, Rd ← (Y)	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	Rd ← (Y + q)	None	2
LD LD	Rd, Z	Load Indirect	Rd ← (Z)	None None	2
LD	Rd, Z+ Rd, -Z	Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$Rd \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Pad \leftarrow (Z + q)$	None	2
LDS	Rd, Z+q Rd, k	Load Indirect with Displacement Load Direct from SRAM		None	2
ST	X, Rr	Store Indirect	$Rd \leftarrow (k)$ $(X) \leftarrow Rr$	None	2
ST	X+, Br	Store Indirect and Post-Inc.	(X) ← Rr, X ← X + 1	None	2
ST	- X, Rr	Store Indirect and Prost-Inc. Store Indirect and Pre-Dec.	X ← X - 1, (X) ← Br	None	2
ST	Y, Rr	Store Indirect	(Y) ← Br	None	2
ST	Y+, Br	Store Indirect and Post-Inc.	(Y) ← Br. Y ← Y + 1	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	Y ← Y - 1, (Y) ← Br	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	(Z) ← Rr, Z ← Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Hr	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2

Mnemonics	Operands	Description	Operation	Flags	#Clocks		
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2		
MCU CONTROL INS	MCU CONTROL INSTRUCTIONS						
NOP		No Operation		None	1		
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1		
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1		
BREAK		Break	For On-chip Debug Only	None	N/A		

Note: 1. These instructions are only available in ATmega168PA and ATmega328P.

APPENDIX B - ARDUINO PROTO-SHIELD SCHEMATIC



SOLUTIONS

```
pulse: ← Who Am I #1
0204 9a5d
             sbi PORTD, dff clk // Set clock (2 clock cycles)
0205 985d
             cbi PORTD, dff clk // Clear clock (2 clock cycles)
0206 9508
             ret
hitWall: ← Who Am I #2
01f8 934f
           01f9 b74f
             in reg F, SREG
01fa 930f
             push work0
01fb 9180 0103 lds cppReg,imageD
01fd 9100 0102 lds work0,imageR
01ff 2380
             and cppReg,work0
0200 910f
             pop work0 // pop any flags or registers placed on the stack
0201 bf4f
             out SREG, reg_F
0202 914f
             pop reg_F
0203 9508
             ret
display:
019a 934f
             push reg_F
019b b74f
             in req F, SREG
019c 930f
             push work0
```

```
019d 9100 0102 lds work0,imageR
019f 9080 0103 lds spi7SEG, imageD
01a1 2a80
                   spi7SEG,work0
              or
01a2 940e 0109 call spiTx
01a4 910f
              pop work0
01a5 bf4f
              out SREG, reg_F
01a6 914f
              pop reg_F
01a7 9508
              ret
turnLeft:
01b9 934f
              push reg_F
01ba b74f
              in reg_F,SREG
01bb 930f
              push work0
01bc 931f
              push work1
01bd 9100 0100 lds work0, dir //x = work0 bit 1, y = work0 bit 0
01bf fb00
              bst work0,0 // store y
                                          into T
01c0 f911
              bld work1,1 // load dir.1 from T (dir.1 = y)
01c1 9500
              com work0
                            // store /x
                                           into T
01c2 fb01
              bst work0,1
01c3 f910
              bld work1,0 // load dir.0 from T (dir.0 = /x)
01c4 9310 0100 sts dir, work1
```

```
01c6 911f
            pop work1
             pop work0
01c7 910f
01c8 bf4f
             out SREG, req F
01c9 914f
             pop reg_F
01ca 9508
             ret
inForest:
02e5 92ff
             02e6 b6ff
                      reg_F,SREG
             in
02e7 930f
             push work0
02e8 9100 0101 lds work0,row
02ea 3f0f
             cpi work0,0xFF
02eb f011
             breq yes
02ec 2788
             clr cppReg
                        // no
02ed c001
             rjmp endForest
             yes:
02ee ef8f
             ser cppReg
             endForest:
02ef 2799
                          // zero-extended to 16-bits for C++ call
             clr r25
                          // pop any flags or registers placed on the stack
02f0 910f
             pop work0
02f1 beff
             out SREG, reg_F
```

```
02f2 90ff
               pop reg_F
02f3 9508
               ret
spiTxWait:
; Wait for transmission complete
0112 b50d
               in
                    r16,SPSR
0113 fb07
               bst r16,SPIF
0114 f7ee
               brtc spiTxWait
0115 9508
               ret
BCD_to_7SEG:
0131 e7e0
               ldi ZL,low(table<<1) // load address of look-up</pre>
0132 e0f2
               ldi ZH,high(table<<1)</pre>
0133 2411
               clr r1
0134 Ofe0
               add ZL, r16
0135 1df1
               adc ZH, r1
0136 9084
               lpm spi7SEG, Z
0137 9508
               ret
0138 307e
               table: .DB 0b01111110, 0b0110000, 0b1101101, 0b1101101
0139 6d6d
```