


MHV FPGA Workshop

Part 2

Workshop Goals

- * To learn about
 - * FPGA's
 - * Verilog
 - * Digital design
- * Simplified AVR processor as challenge


Roadmap



Simplified ALU

* Combinational logic

fn	name	sum
2'b00	AND	$a \& b$
2'b01	OR	$a b$
2'b10	XOR	$a \wedge b$
2'b11	PASSB	b




```

module logic(
    input      [1:0]    fn,
    input      [7:0]    a,
    input      [7:0]    b,
    output reg  [7:0]    sum,
    output      s, v, n, z


);

always @*
    case (fn)
        `ALUFN_AND:    sum = a & b;
        `ALUFN_OR:     sum = a | b;
        `ALUFN_XOR:    sum = a ^ b;
        default:       sum = b;
    endcase

    // Flag logic, ...


endmodule

```




Program ROM

```
module prog1(  
    input      [3:0]    a,          // address  
    output reg [15:0]   dout        // instruction  
);  
  
always @*  
    case (a)  
        4'h0:    dout = 16'hea05; // ldi  
        4'h1:    dout = 16'he01f; // ldi  
        4'h2:    dout = 16'h2301; // and  
        default: dout = 16'h0000; // nop  
    endcase  
  
endmodule
```



Program Counter

```
module pc(  
    input          clk,  
    input          reset,  
    output reg [3:0] pc // address  
);  
  
    always @(posedge clk)  
        if (reset)  
            pc <= 0;  
        else  
            pc <= pc + 1;  
  
endmodule
```




Sequential Logic

- * Finite State Machines (FSM)

- * Key signals


- * Clock

- * Reset




FPGA Logic Cell

- * Combines LUT with Flip-Flop



D flip-flop


Graphical symbol



Truth table

Clk	D	$Q(t+1)$
↑	0	0
↑	1	1
0	—	$Q(t)$
1	—	$Q(t)$

Timing diagram



Sequential Verilog


- * Edge sensitivity - **posedge**, **negedge**
- * Non-blocking assignment, **<=**

```
always @(posedge clk)  
    q <= d;
```



Combinational - always use =
Sequential - always use <=

Flip Flop Timing

- * Setup Time - t_{su}
- * Hold Time - t_h
- * Propagation Delay - t_{PLH} , t_{PHL}



Metastability





Lab 06 - FF Introduction


- * Review Vivado simulation tools
- * Verilog sequential testbench

Set and Reset

* Asynchronous or Synchronous



Asynchronous




Synchronous

Synchronous Reset/Set

* Overrides D value

```
always @(posedge clk)
    if (reset)
        q <= 0;
    else
        q <= d;
```

```
always @(posedge clk)
    if (set)
        q <= 1;
    else
        q <= d;
```




Asynchronous Set/Reset

* Terminology change - Preset/Clear

```
always @(posedge clk,  
        posedge clear)  
    if (clear)  
        q <= 0;  
    else
```

```
always @(posedge clk,  
        posedge preset)  
    if (preset)  
        q <= 1;  
    else
```



FPGA Clocking

- * LUTs of synchronous elements
 - * Flip flops
 - * DSP's
 - * Block RAMs
 - * IO SerDes
- * All need to be synchronised

Clocking Issues

- * Skew

- * Same edge at different times

- * Jitter

- * Random variation

7 Series Clocking








Figure 1-1: 7 Series FPGA High-Level Clock Architecture View

Clock Design Constraints

- * 'Clock tree'
 - * Limited # of clocks (BUFG)
- * Power saving
 - * CMOS power consumption

Clock Enable


- * All 7 series FF primitives have a clock enable (CE) input



Instantiation

- * 'Creates' a module instance
 - * 'wires' a component into the circuit
 - * Same as Object Oriented program


```
logic u1 (  
    .fn(funk),  
    .a(a), .b(b), .sum(out1),  
    .s(s), .v(v), .n(n), .z(z)  
);
```



Lab 07 - FF Controls

- * Synchronous reset
- * Asynchronous clear
- * Clock enable

Roadmap



AVR Register File

- * Memory locations within processor core
 - * Calculation “ground zero”
- * 32 x 8 bit registers
 - * Names are R_0 to R_{31}
- * Two register banks
 - * $R_0 - R_{15}$
 - * $R_{16} - R_{31}$

AVR Register File


Binary	[15:8]	[7:0]
00000		R ₀
		...
01111		R ₁₅
10000		R ₁₆
		...
11001		R ₂₅
	R ₂₇	R ₂₆
	R ₂₉	R ₂₈
11111	R ₃₁	R ₃₀

X
Y
Z

AVR Register File

- * Dual ported
 - * Can read two registers in parallel
 - * Two address inputs
 - * Two data outputs
- * Can write one register as well
 - * WE (write enable) + data input

AVR Register File



Reset is synchronous

Reads are asynchronous


Write is synchronous


```
module register_file(  
    input          clk,  
    input          reset,  
    input          we,  
    input [4:0]    add1,  
    input [4:0]    add2,  
    input [7:0]    din1,  
    output [7:0]   dout1,  
    output [7:0]   dout2  
);  
  
reg [7:0] regfile [31:0];  
  
assign dout1 = regfile[add1];  
assign dout2 = regfile[add2];  
  
always @(posedge clk)  
    if (reset) begin  
        regfile[0] <= 0;  regfile[1] <= 0;  
        regfile[2] <= 0;  regfile[3] <= 0;  
        ...  
        regfile[30] <= 0; regfile[31] <= 0;  
    end  
    else if (we)  
        regfile[add1] <= din1;  
  
endmodule
```


Lab 08 - Register File


- * Register file test bench walkthrough

Lab 08 Output




Multiplexer

- * Basic logic component
- * Selects one of many inputs - 2, 4, 8 etc.




S ₀	Z
0	A
1	B

LUT-6 Implementation




Wide Multiplexers

- * 7 series uses LUT-6's as muxes
- * Wider muxes require cascades



Roadmap



Lab 09 - AVR Core

- * Assemble components
- * Wire them together

General ISA's

- * Instruction Set Architecture
- * Instructions are binary values
 - * Fields encoded within
 - * Multiple instruction formats
- * AVR is a RISC processor
 - * 16/32 bit instructions

RISC

- * Reduced Instruction Set Computer
- * External memory to register(s)
 - * LOAD
- * Register to register calculations
- * Write register value to memory
 - * STORE

AVR Documentation

- * Instruction Set Manual
- * Instruction Encoding
- * Excel Spreadsheet

Program ROM

```
module prog1(  
    input      [3:0]    a,      // address  
    output reg [15:0]    dout    // instruction  
);  
  
    always @*  
        case (a)  
            4'h0:      dout = 16'hea05; // ldi    r16,0xa5  
            4'h1:      dout = 16'he01f; // ldi    r17,0x0f  
            4'h2:      dout = 16'h2301; // and     r16,r17  
            default:   dout = 16'h0000; // nop  
        endcase  
  
endmodule
```

AVR Getting Started

- * Sample ROM has 4 instructions
- * 3 different formats
 - * NOP
 - * Direct Register (2 of 32 registers)
 - * Immediate

AVR General Format

Opcode						Arguments									
0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X

- * Exceptions

- * Immediate instructions

No Operation - nop

0				0				0				0			
Opcode															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- * No-Operation
 - * Do nothing
- * Realistically...
 - * Change nothing

Direct Register - 2 of 32

Opcode						Rr	Rd					Rr			
0	0	op	op	op	op	r ₄	d ₄	d ₃	d ₂	d ₁	d ₀	r ₃	r ₂	r ₁	r ₀

- * $Rd = Rd \text{ <op> } Rr$
- * Rd and Rr into ALU (a, b)
- * <op> determines calculation, e.g. AND, OR
- * Output written to Rd

Dir. Register Ops - 2/32

<op>		<op>	
0000	16 bit move	1000	and/tst
0001	cpc	1001	eor/clr
0010	sbc	1010	or
0011	add/lsl	1011	mov
0100	cpse	*	
0101	cp	*	
0110	sub	*	
0111	adc/rol	*	

name/alias - Rr same as Rd

* - not a register direct instruction (cpi)

Logical AND - and

2						3			0				1			
Operation						Rr	Rd						Rr			
0	0	1	0	0	0	1	1	0	0	0	0	0	0	0	1	

* Operation = 001000 = RD (2/32) + and

* Rr = 10001 = R₁₇

* Rd = 10000 = R₁₆

Immediate Instructions

Opcode				K				Rd				K			
op	op	op	op	K ₇	K ₆	K ₅	K ₄	d ₃	d ₂	d ₁	d ₀	K ₃	K ₂	K ₁	K ₀

- * K is a signed 8 bit constant
- * Rd missing a bit
 - * Prefix Rd with a 1 e.g. 0000 = R₁₆
 - * Immediate instructions target R₁₆-R₃₁
- * Output written to Rd

Immediate Instructions

<op>	
0011 *	cpi
0100	sbc
0101	sub
0110	ori
0111	andi
1110	ldi

* - direct register overlap

Load Immediate - ldi


e				a				0				5			
Operation				K				Rd				K			
1	1	1	0	1	0	1	0	0	0	0	0	0	1	0	1

* Operation = 1110 = ldi


* K = 1010, 0101 = 10100101 = 0xa5

* Rd = 0000 = 1, 0000 = R₁₆

Roadmap



Instruction Decode




```

module control_rom(
    input  [5:0]  opcode,          // 6 bits from instruction
    output        we_ctrl,         // register file write enable
    output [1:0]  alu_ctrl,        // ALU operation code
    output        rdmux_ctrl,      // Rd calculation DDDDD/1DDDD
    output        bmux_ctrl       // ALU port B mux
);

    reg [0:4] data;

    always @*
        casez(opcode)
            //                we,      aluop,          rdmux,  bmux
            6'b1110??: data = { 1'b1,  `ALUFN_PASSB, 1'b1,  1'b1 }; // ldi
            6'b001000: data = { 1'b1,  `ALUFN_AND,   1'b0,  1'b0 }; // and
            default:   data = { 1'b0,  `ALUFN_PASSB, 1'b0,  1'b0 }; // nop
        endcase

    assign we_ctrl      = data[0];
    assign alu_ctrl     = data[1:2];
    assign rdmux_ctrl   = data[3];
    assign bmux_ctrl    = data[4];

endmodule

```



Control ROM

Opcode	Encoding	we	aluop	rf1	b
nop	000000	0	X	X	X
ldi	1110??	1	PASSB	10000	K
and	001000	1	AND	00000	rf2out

X - Don't care

Instruction Decode - nop

Opcode															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0




Lab 10 - Part 1

- * Add the control ROM
- * Wire up register file write enable (WE)


Instruction Decode - Idi

Opcode				K				Rd				K			
1	1	1	0	1	0	1	0	0	0	0	0	0	1	0	1



Instruction Decode - Idi

Opcode				K				Rd				K			
1	1	1	0	1	0	1	0	0	0	0	0	0	1	0	1



Verilog Multiplexers

- * Two ways
 - * Conditional operator
 - * Wires
 - * Procedural if-else
 - * Reg (variables)

Conditional Operator

- * Same as C and Java
- * Condition can be value or boolean expression

```
wire      rf1;  
wire      immediate;  
  
assign rf1 = immediate ? {1'b1, instruction[7:4]} : rd;
```


Diagram illustrating the conditional operator usage in Verilog:

- The condition `immediate` is highlighted with a red arrow pointing to it, labeled **condition**.
- The true branch `{1'b1, instruction[7:4]}` is highlighted with a red arrow pointing to it, labeled **true**.
- The false branch `rd` is highlighted with a red arrow pointing to it, labeled **false**.

Lab 10 - Part 2

- * Alter the Rd datapath
- * Handle alternatives
 - * Direct Register - 000000
 - * Immediate - 100000

Instruction Decode - Idi



Lab 10 - Part 3

- * Alter the datapath into ALU port B
- * Multiplex
 - * rf2out
 - * K
- * Connect alu_ctrl (remove hardcoding)

Roadmap

