# 

Part 2

## Workshop Goals

- \* To learn about
  - \* FPGA's
  - \* Verilog
  - \* Digital design
- \* Simplified AVR processor as challenge

### Roadmap


Program Counter Register File Program ROM Combinational Logic ALU Instruction Pecode **Control lines** AVR Core

Sequential Logic


## Simplified ALU

### \* Combinational logic

fn	name	sum
2'b00	AND	a&b
2'b01	OR	alb
2'b10	XOR	a b
2'b1 1	PASSB	b




```
module logic(
   input [1:0] fn,
   input [7:0] a,
   input [7:0] b,
   output reg [7:0] sum,
   output
               s, v, n, z
   );
   always @*
       case (fn)
          `ALUFN AND: sum = a & b;
          `ALUFN OR: sum = a b;
          `ALUFN XOR: sum = a ^ b;
          default: sum = b;
       endcase
   // Flag logic, ...
endmodule
```



### Program ROM

```
module prog1(
   input [3:0] a, // address
   output reg [15:0] dout // instruction
   );
   always @*
       case (a)
           4'h0: dout = 16'hea05; // ldi
           4'h1: dout = 16'he01f; // ldi
           4'h2: dout = 16'h2301; // and
           default: dout = 16'h0000; // nop
       endcase
endmodule
```



### Program Counter

clk reset

Program


Counter

pc

```
module pc(
    input
                        clk,
    input
                        reset,
    output reg [3:0] pc // address
    );
    always @(posedge clk)
        if (reset)
            pc <= 0;
        else
            pc <= pc + 1;
endmodule
```


### Sequential Logic

- \* Finite State Machines (FSM)
- \* Key signals
  - \* Clock
  - \* Reset




### FPGA Logic Cell

\* Combines LUT with Flip-Flop




#### D flip-flop


#### Graphical symbol



#### Truth table



#### Timing diagram



### Sequential Verilog


- \* Edge sensitivity posedge, negedge
- \* Non-blocking assignment, <=

```
always @(posedge clk)
  q <= d;</pre>
```


Combinational - always use = Sequential - always use <=


## Flip Flop Timing

- \* Setup Time tsu
- \* Hold Time th
- \* Propagation Delay tplh, tphl



## Metastability







### Lab 06 - FF Introduction

- \* Review Vivado simulation tools
- \* Verilog sequential testbench


### Set and Reset

### \* Asynchronous or Synchronous





Asynchronous




Synchronous

### Synchronous Reset/Set

#### \* Overrides D value


```
always @(posedge clk)
  if (reset)
    q <= 0;
  else
    q <= d;</pre>
```

```
always @(posedge clk)
   if (set)
      q <= 1;
   else
      q <= d;</pre>
```



### Asynchronous Set/Reset

### \* Terminology change - Preset/Clear



## FPGA Clocking

- \* LOTs of synchronous elements
  - \* Flip flops
  - \* DSP's
  - \* Block RAMs
  - \* 10 SerVes
- \* All need to be synchronised

### Clocking Issues

- \* Skew
  - \* Same edge at different times
- \* Jitter
  - \* Random variation

### 7 Series Clocking





Figure 1-1: 7 Series FPGA High-Level Clock Architecture View


### Clock Pesign Constraints


- \* 'Clock tree'
  - \* Limited # of clocks (BUFG)
- \* Power saving
  - \* CMOS power consumption


### Clock Enable

\* All 7 series FF primitives have a clock enable (CE) input










### Instantiation

- \* 'Creates' a module instance
  - \* 'wires' a component into the circuit
  - \* Same as Object Oriented program

```
logic u1 (
    .fn(funk),
    .a(a), .b(b), .sum(out1),
    .s(s), .v(v), .n(n), .z(z)
    );
```



### Lab 07 - FF Controls

- \* Synchronous reset
- \* Asynchronous clear
- \* Clock enable

### Roadmap


Program Counter Register File Program ROM Combinational Logic ALU Instruction Pecode **Control lines** AVR Core

Sequential Logic

- \* Memory locations within processor core
  - \* Calculation "ground zero"
- \* 32 x 8 bit registers
  - \* Names are Ro to R31
- \* Two register banks
  - \* R0 R15
  - \* R16 R31

Binary	[15:8]	[7:0]	
00000		R <sub>0</sub>	
		***	
01111		R <sub>15</sub>	
10000		R <sub>16</sub>	
		***	
11001		R <sub>25</sub>	
	R <sub>27</sub>	R <sub>26</sub>	X
	R <sub>29</sub>	R <sub>28</sub>	Y
11111	R31	R <sub>30</sub>	Z

- \* Pual ported
  - \* Can read two registers in parallel
    - \* Two address inputs
    - \* Two data outputs
- \* Can write one register as well
  - \* WE (write enable) + data input



Reset is synchronous

Reads are asynchronous


Write is synchronous

```
module register_file(
   input
                     clk,
   input
                     reset,
   input
                     we,
   input [4:0] add1,
   input [4:0] add2,
   input [7:0] din1,
   output [7:0] do1,
   output [7:0] do2
    );
   reg [7:0] regfile [31:0];
   assign dout1 = regfile[add1];
   assign dout2 = regfile[add2];
   always @(posedge clk)
       if (reset) begin
           regfile[0] <= 0; regfile[1] <= 0;
           regfile[2] <= 0; regfile[3] <= 0;
           regfile[30] <= 0; regfile[31] <= 0;
       end
       else if (we)
           regfile[add1] <= din1;
```

### Lab 08 - Register File


\* Register file test bench walkthrough

### Lab 08 Output




### Multiplexer

- \* Basic logic component
- \* Selects one of many inputs 2, 4, 8 etc.




So	Z
0	A
1	B

## LUT-6 Implementation




## Wide Multiplexers

- \* 7 series uses LUT-6's as muxes
- \* Wider muxes require cascades



### Roadmap



## Lab 09 - AVR Core

- \* Assemble components
- \* Wire them together

### General ISA's

- \* Instruction Set Architecture
- \* Instructions are binary values
  - \* Fields encoded within
  - \* Multiple instruction formats
- \* AVR is a RISC processor
  - \* 16/32 bit instructions

### RISC

- \* Reduced Instruction Set Computer
- \* External memory to register(s)
  - \* LOAP
- \* Register to register calculations
- \* Write register value to memory
  - \* STORE

## AVR Pocumentation

- \* Instruction Set Manual
- \* Instruction Encoding
- \* Excel Spreadsheet

# Program ROM

```
module prog1(
   input [3:0] a, // address
   output reg [15:0] dout // instruction
   );
   always @*
       case (a)
          4'h0: dout = 16'hea05; // ldi r16,0xa5
          4'h1: dout = 16'he01f; // ldi r17,0x0f
          4'h2: dout = 16'h2301; // and r16,r17
          default: dout = 16'h0000; // nop
       endcase
```

endmodule

# AVR Getting Started


- \* Sample ROM has 4 instructions
- \* 3 different formats
  - \* NOP
  - \* Pirect Register (2 of 32 registers)
  - \* Immediate

### AVR General Format

Opcode						Arguments									
0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X

- \* Exceptions
  - \* Immediate instructions

# No Operation - nop



- \* No-Operation
  - \* Po nothing
- \* Realistically...
  - \* Change nothing

# Virect Register - 2 of 32

		Opc	ode			Rr			Rd				K	r	
0	0	op	op	op	op	r4	d4	d <sub>3</sub>	d <sub>2</sub>	dı	do	<b>r</b> 3	r <sub>2</sub>	rı	r <sub>0</sub>

- \* Rd = Rd <op> Rr
- \* Rd and Rr into ALU (a, b)
- \* <op> determines calculation, e.g. AND, OR
- \* Output written to Rd

# Vir. Register Ops - 2/32

<op></op>		<op></op>	
0000	16 bit move	1000	and/tst
0001	срс	1001	eor/clr
0010	sbc	1010	or
0011	add/Isl	1011	MOA
0100	cpse	*	
0101	ср	*	
0110	sub	*	
0111	adc/rol	*	

name/alias - Rr same as Rd \* - not a register direct instruction (cpi)

# Logical AND - and

	2	2				3				)					
	C	per	atio	И		Rr			Rd				R	r	
0	0	1	0	0	0	1	1	0	0	0	0	0	0	0	1

- \* Operation = 001000 = RP (2/32) + and
- \*  $Rr = 10001 = R_{17}$
- \* Rd = 10000 = R<sub>16</sub>

#### Immediate Instructions

Opcode			K				Rd				K				
op	op	op	op	K7	K <sub>6</sub>	K5	K4	dз	d <sub>2</sub>	dı	d <sub>0</sub>	K <sub>3</sub>	K <sub>2</sub>	K <sub>1</sub>	K <sub>0</sub>

- \* Kis a signed 8 bit constant
- \* Rd missing a bit
  - \* Prefix Rd with a 1 e.g. 0000 = R16
  - \* Immediate instructions target R<sub>16</sub>-R<sub>31</sub>
- \* Output written to Rd

## Immediate Instructions

<op></op>	
0011*	cpi
0100	sbci
0101	subi
0110	ori
0111	andi
1110	ldi


\* - direct register overlap

### Load Immediate - Idi


	e	2			8	a				)				5	
0	pera	atio	И		I	<b>(</b>			K	d				<b>(</b>	
1	1	1	0	1	0	1	0	0	0	0	0	0	1	0	1

- \* Operation = 1110 = Idi
- \* K = 1010,0101 = 10100101 = 0xa5
- \*  $Rd = 00000 = 1,0000 = R_{16}$

# Roadmap



#### Instruction Pecode




```
module control rom(
  output we_ctrl, // register file write enable
  output rdmux_ctrl, // Rd calculation DDDDD/1DDDD
  );
  reg [0:4] data;
  always @*
     casez(opcode)
                 we, aluop, rdmux, bmux
        6'b1110??: data = { 1'b1, `ALUFN_PASSB, 1'b1, 1'b1 }; // ldi
        6'b001000: data = { 1'b1, `ALUFN AND, 1'b0, 1'b0 }; // and
        default: data = { 1'b0, `ALUFN PASSB, 1'b0, 1'b0 }; // nop
     endcase
  assign we ctrl = data[0];
  assign alu_ctrl = data[1:2];
  assign rdmux ctrl = data[3];
  assign bmux ctrl = data[4];
endmodule
```

# Control ROM

Opcode	Encoding	we	aluop	rf1	b
иор	000000	0	X	X	X
ldi	1110??	1	PASSB	10000	K
and	001000	1	AND	DDDDD	rf2out

X - Pon't care


## Instruction Vecode - nop




## Lab 10 - Part 1

- \* Add the control ROM
- \* Wire up register file write enable (WE)

#### Instruction Pecode - Idi



#### Instruction Pecode - Idi



# Verilog Multiplexers

- \* Two ways
  - \* Conditional operator
    - \* Wires
  - \* Procedural if-else
    - \* Reg (variables)

# Conditional Operator

- \* Same as C and Java
- \* Condition can be value or boolean expression

```
wire    rf1;
wire    immediate;


assign rf1 = immediate ? {1'b1, instruction[7:4] } : rd;

condition
```

## Lab 10 - Part 2

- \* Alter the Rd datapath
- \* Handle alternatives
  - \* Direct Register DDDDD
  - \* Immediate 10000

#### Instruction Pecode - Idi



## Lab 10 - Part 3

- \* Alter the datapath into ALU port B
- \* Multiplex
  - \* rf2out
  - \* K
- \* Connect alu\_ctrl (remove hardcoding)

# Roadmap

