

Design Overview

Summary

IOB Properties

Module Level Utilization

Timing Constraints

Pinout Report

Clock Report

Static Timing

Errors and Warnings

Parser Messages

Synthesis Messages

Translation Messages

Map Messages

Place and Route Messages

Timing Messages

Bitgen Messages

All Implementation Messages

Detailed Reports

Synthesis Report

Translation Report

Map Report

Place and Route Report

Post-PAR Static Timing Report

Power Report

Bitgen Report

Secondary Reports

ISIM Simulator Log

Design Properties

☐ Enable Message Filtering

Optional Design Summary Contents

☐ Show Clock Report

☐ Show File Contents

op_radix8 Project Status (12/11/2025 - 11:37:25)			
Project File:	op_radix8_mul.xise	Parser Errors:	No Errors
Module Name:	op_radix8	Implementation State:	Placed and Routed
Target Device:	xa3s200-4tqg144	• Errors:	No Errors
Product Version:	ISE 14.7	• Warnings:	2 Warnings (0 new)
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)

Device Utilization Summary					[-]
Logic Utilization	Used	Available	Utilization	Note(s)	
Number of 4 input LUTs	144	3,840	3%		
Number of occupied Slices	76	1,920	3%		
Number of Slices containing only related logic	76	76	100%		
Number of Slices containing unrelated logic	0	76	0%		
Total Number of 4 input LUTs	145	3,840	3%		
Number used as logic	144				
Number used as a route-thru	1				
Number of bonded IOBs	32	97	32%		
Average Fanout of Non-Clock Nets	4.20				

Performance Summary				[-]
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report	
Timing Constraints:				

Design Properties

☐ Enable Message Filtering

Optional Design Summary Contents

☐ Show Clock Report

☐ Show File Contents