

- Design Overview
 - Summary
 - IOB Properties
 - Module Level Utilization
 - Timing Constraints
 - Pinout Report
 - Clock Report
 - Static Timing
- Errors and Warnings
 - Parser Messages
 - Synthesis Messages
 - Translation Messages
 - Map Messages
 - Place and Route Messages
 - Timing Messages
 - Bitgen Messages
 - All Implementation Messages
- Detailed Reports
 - Synthesis Report
 - Translation Report
 - Map Report
 - Place and Route Report
 - Post-PAR Static Timing Report
 - Power Report
 - Bitgen Report
- Secondary Reports
 - ISIM Simulator Log
 - Post-Synthesis Simulation Model...

- Synthesis Report
 - Top of Report
 - Synthesis Options Summary
 - HDL Compilation
 - Design Hierarchy Analysis
 - HDL Analysis
 - HDL Synthesis
 - HDL Synthesis Report
 - Advanced HDL Synthesis
 - Advanced HDL Synthesis Report
 - Low Level Synthesis
 - Partition Report
 - Final Report
 - Device Utilization Summary
 - Partition Resource Summary
 - Timing Report

Number of Slices: 80 out of 1920 4%
Number of 4 input LUTs: 148 out of 3840 3%
Number of IOs: 32
Number of bonded IOBs: 32 out of 97 32%

Partition Resource Summary:

No Partitions were found in this design.

=====

TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

No clock signals found in this design

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

Timing Summary:

Speed Grade: -4

Minimum period: No path found
Minimum input arrival time before clock: No path found
Maximum output required time after clock: No path found
Maximum combinational path delay: 24.739ns

Timing Detail:

All values displayed in nanoseconds (ns)

=====

Timing constraint: Default path analysis

Total number of paths / destination ports: 27400 / 16

Delay: 24.739ns (Levels of Logic = 17)
Source: a<0> (PAD)