

ISE Project Navigator (P.20131013) - C:\Users\admin\Desktop\Xilinx_ISE_DS_Win_14.7_1015_1\mor_mul\mor_mul.xise - [Design Summary (Implemented)]

FileEditViewProjectSourceProcessToolsWindowLayoutHelp

Design

View: ImplementationSimulation

Hierarchy

mor_mul

xa3s200-4tqg144

nor_mul (nor_mul.v)

No Processes Running

Processes: nor_mul

Design Summary/Reports

Design Utilities

User Constraints

Synthesize - XST

View RTL Schematic

View Technology Schematic

Check Syntax

Generate Post-Synthesis Sim...

Implement Design

Translate

Map

Place & Route

Generate Programming File

Configure Target Device

Analyze Design Using ChipScope

Design Overview

Summary

IOB Properties

Module Level Utilization

Timing Constraints

Pinout Report

Clock Report

Static Timing

Errors and Warnings

Parser Messages

Synthesis Messages

Translation Messages

Map Messages

Place and Route Messages

Timing Messages

Bitgen Messages

All Implementation Messages

Detailed Reports

Synthesis Report

Translation Report

Map Report

Place and Route Report

Post-PAR Static Timing Report

Power Report

Bitgen Report

Secondary Reports

ISIM Simulator Log

Design Properties

☐ Enable Message Filtering

Optional Design Summary Contents

☐ Show Clock Report

☐ Show Failing Constraints

☐ Show Warnings

☐ Show Errors

Module Name:

Target Device:

Product Version:

Design Goal:

Design Strategy:

Environment:

Implementation State:

Placed and Routed

• Errors:

• Warnings:

• Routing Results:

• Timing Constraints:

• Final Timing Score:

Device Utilization Summary

Logic Utilization	Used	Available	Utilization	Note(s)
Number of 4 input LUTs	128	3,840	3%	
Number of occupied Slices	70	1,920	3%	
Number of Slices containing only related logic	70	70	100%	
Number of Slices containing unrelated logic	0	70	0%	
Total Number of 4 input LUTs	131	3,840	3%	
Number used as logic	128			
Number used as a route-thru	3			
Number of bonded IOBs	32	97	32%	
Average Fanout of Non-Clock Nets	2.98			

Performance Summary

Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report
Timing Constraints:			

Detailed Reports

Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Thu 11. Dec 09:58:47 2025	0	0	0
Translation Report	Current	Thu 11. Dec 10:00:23 2025	0	0	0
Map Report	Current	Thu 11. Dec 10:00:26 2025	0	0	1 Info (1 new)
Place and Route Report	Current	Thu 11. Dec 10:00:30 2025	0	0	1 Info (1 new)
Power Report					
Post-PAR Static Timing Report	Current	Thu 11. Dec 10:00:32 2025	0	0	6 Infos (6 new)
Bitgen Report					

Secondary Reports

StartDesignFilesLibraries

nor_mul.v

Design Summary (Implemented)

nor_tb.v

Errors

ConsoleErrorsWarningsFind in Files Results

Activate Windows

Go to Settings to activate Windows.

Type here to search

SENSEX -0.22%

10:03 11-12-2025