



The FACETS Project

NEUROSCIENTIFIC MODELING WITH LARGE-SCALE AND HIGHLY ACCELERATED NEUROMORPHIC HARDWARE DEVICES

Mihai A. Petrovici, University of Heidelberg



Electronic Vision(s)
Group

PART I

AN INTRODUCTION TO THE FACETS NEUROMORPHIC HARDWARE



Limits of numerical approaches

computers use too much resources


- loss of fault tolerance inherent to neural systems
- power consumption of the simulation layer

! main problems
of modern
microelectronics



biologically inspired architectures preserve the fault tolerance and low power consumption of neural systems at the device level
→ physical model

FACETS neuromorphic hardware




Spikey - 2006:

384 neurons

10^5 synapses


FACETS neuromorphic hardware



Spikey - 2006:

384 neurons

10^5 synapses




HICANN - 2010

512 neurons


$1.3 \cdot 10^5$ synapses

FACETS neuromorphic hardware



Spikey - 2006:

384 neurons
 10^5 synapses




HICANN - 2010:


512 neurons
 $1.3 \cdot 10^5$ synapses

Wafer - 2011:

$16 \cdot 10^4$ neurons
 $4 \cdot 10^7$ synapses




FACETS neuromorphic hardware



Spikey - 2006:

384 neurons
 10^5 synapses




HICANN - 2010:

512 neurons
 $1.3 \cdot 10^5$ synapses

Wafer - 2011:

$16 \cdot 10^4$ neurons
 $4 \cdot 10^7$ synapses




Rack – 20??:


$16 \cdot 10^5$ neurons
 $4 \cdot 10^8$ synapses



Hardware vs. biology



up to 10^5
speedup
→



Biological neural computation

Connectivity

10^{11} neurons, 10^{15} synapses
10.000 synapses per neuron

Diversity

vast range of neuron categories and parameters

Plasticity

long term, short term
local, global

Timing

various time constants and delays

Scalability

FACETS wafer-scale hardware

10^5 Neurons, 10^7 Synapses
arbitrarily configurable

multi-compartment
Adaptive Exponential Integrate and Fire neurons


Short Term Plasticity
Spike Timing Dependent Plasticity

adjustable time constants, but no on-wafer delays



modular, high bandwidth, low power, fault tolerant

Neuron model of choice


R. Naud et al.: *Firing patterns in the adaptive-exponential integrate-and fire-model*, BiolCybern(2008) 99:335–347





CMOS implementation of AdEx neuron







Wafer-scale integration






PART II (A)


WORKFLOW:
BIOLOGY-TO-HARDWARE MAPPING



Modeling language



Modeling language




Software and hardware layers

Operating
Interface

Mapping
Software

Digital
(Layer2)
Analog
(Layer1)




Software and hardware layers

Operating
Interface


Mapping
Software

Digital
(Layer2)
Analog
(Layer1)




Biology-to-hardware mapping

Graph model (TUD)




Biology-to-hardware mapping

Graph model (TUD)




Hardware graph





Biology-to-hardware mapping


Graph model (TUD)




Nforce cluster algorithm





Placing optimization







Mapping algorithm performance






PART II (B)


WORKFLOW:
DISTORTION EVALUATION
AND COMPENSATION



Attractor memory schematic




Spiking patterns






Trajectories in voltage space

Trajectory of the attractor network state in mean voltage phase space



Network dynamics



Network dynamics


Motivation

- hardware imperfections
- nonisomorphic simulation/emulation environments
 - e.g. neuron model, digitized weights, ...
- mapping/routing losses

robustness is an essential characteristic of biological neural networks


→ hardware independent research

Relevant parameters




The importance of STP


with STP (Poisson input: 4 kHz)




without STP (Poisson input: 1 kHz)



Trajectory of the attractor network state in mean voltage phase space




Trajectory of the attractor network state in mean voltage phase space



The importance of adaptation and delays


+ adaptation + delays

mean firing rate in ON state:
30 Hz




+ adaptation - delays

mean firing rate in ON state:
28 Hz




- adaptation - delays


mean firing rate in ON state:
116 Hz




Trajectory of the attractor network state in mean voltage phase space




Trajectory of the attractor network state in mean voltage phase space







Trajectory of the attractor network state in mean voltage phase space




Dwell times and neuron loss




Synapse loss




Dwell times and synapse loss




0 %



5 %




10 %



20 %



Firing rates and synapse loss

KTH L23 model, 9 HC, 3 MC per HC
Firing rate in ON/OFF states as function of synapse loss
(averaged over 6 runs)




Network scaling

Relevant parameters




Network scaling

Relevant parameters




Scaling through modification of connection probabilities





Scaling and robustness


3 HC 3 MC



Trajectory of the attractor network state in mean voltage phase space




Trajectory of the attractor network state in mean voltage phase space




Scaling and robustness

0% synapse loss




9 HC 9 MC


20% synapse loss




Trajectory of the attractor network state in mean voltage phase space





Trajectory of the attractor network state in mean voltage phase space




Pattern completion






stored
images



Electronic Vision(s)






Spontaneous pattern generation






Pattern completion: small distortion

input image







Pattern completion: large distortion

input image





Pattern completion: two patterns


input image



Pattern completion: a more biological approach



Synfire chain schematic



exc

100 regular spiking neurons




inh

25 fast spiking neurons




same parameters in our model


Synfire chain simulations



Synapse loss




The problem of limited input




only 64 external inputs
with max. 100 Hz / channel

for 192 neurons



4000 Hz independent
Poisson input
per neuron

The problem of limited input



Problem II

given a limited set of input channels and a minimum requirement for inputs per neuron, can we find a corresponding mapping ?

Problem I


how to quantify and predict correlations which arise from shared inputs ?

Single neuron behavior

The Load Function

$$\mathcal{L}(t=0) = \sum_{\text{spikes } i} w_i \cdot \Theta(-t_i) \cdot \exp t_i / \tau \quad \text{with} \quad \tau = \max(\tau_{syn}, \tau_{mem})$$

the neuron fires if $\mathcal{L} > \mathcal{L}_{\text{thresh}}$



Statistical treatment of neural activity

Gaussian distribution: $\mathcal{N}_M(\mu, \Sigma)$, for example $\mathcal{N}_1(\bar{\mathcal{L}}, \sigma^2)$

two channels: shared (\mathcal{L}_s) and private (\mathcal{L}_p)

$$P_0(\mathcal{L}_A = a) = \int_{-\infty}^{\infty} P_0(\mathcal{L}_s = x) P_0(\mathcal{L}_p = a - x) dx = \mathcal{N}_1(\bar{\mathcal{L}}_s + \bar{\mathcal{L}}_p, \sigma_{\mathcal{L}_s}^2 + \sigma_{\mathcal{L}_p}^2)$$

two neurons sharing inputs:

$$P_0(\mathcal{L}_A = a, \mathcal{L}_B = b) = \int_{-\infty}^{\infty} P_0(\mathcal{L}_s = x) P_0(\mathcal{L}_p = a - x) P_0(\mathcal{L}_p = b - x) dx$$

→ multivariate normal distributions

numerical integration: $P(A, \neg B) := P(a > \mathcal{L}_{\text{thresh}}, b < \mathcal{L}_{\text{thresh}})$

conditional probability: $P(A | B) = P(A, B) / P(B)$



Symmetric Uncertainty

$$SU(X, Y) = 2R = 2 \frac{I(X; Y)}{H(X) + H(Y)}$$

$$I(A; B) = \sum_{A \in \{0,1\}} \sum_{B \in \{0,1\}} p(A \cap B) \log \frac{p(A \cap B)}{p(A)p(B)}$$

features:

- symmetric in X and Y
- pure information theory → highly general
- normalized: $SU \in [0,1] \Rightarrow$ allows comparison over a wide range of spike train parameters
- no free parameters !
- more than just synchrony



Partial derivatives


$$V_{\text{thresh}} = -55 \text{ mV}$$

$$V_{\text{rest}} = -59 \text{ mV}$$


$$\tau_{\text{mem}} = 5 \text{ ms}$$

$$\text{simtime} = 20 \text{ s}$$

$$W_{\text{exc}} = W \cdot 0,5 \text{ nS}$$



The mapping problem



for given N , n minimize k
while keeping $M \geq 192$

or

for given N , n (large), k_{\max} (small)
can we find enough subsets (M)?

A graph theoretical approach


vertices \leftarrow subsets

edges \leftarrow overlap between subsets

two subsets are connected if they have more than k_{\max} elements in common

$$\Omega = \{\{1,2,3\}, \{1,2,4\}, \{1,3,5\}, \{4,5,6\}, \{2,4,5\}, \{1,5,6\}\}$$

$$k_{\max} = 1$$





Results

The hybrid algorithm

- idea:
- 1) use greedy algorithm until $\text{card}(\Omega) \leq \text{smart_barrier} \approx 40000$
 - 2) use “smart” (vertex-cut) algorithm from that point onward



Results



$N=32$, $M \geq 192$
 $\min(k_{\max})$

- $n=4, k_{\max}=2 \rightarrow M=1240$
- $n=5, k_{\max}=2 \rightarrow M=348$
- $n=6, k_{\max}=3 \rightarrow M=1357$
- $n=7, k_{\max}=3 \rightarrow M=412$

Limited output



on-wafer bandwidth:
2 Tbps (Layer 1)



front-end data volume @CMS:
2 Tbps

only 1% of this data can be read out

voltages: 2 per chip, 384 chips
20 MB/s for one channel

PART III

THE FACETS DEMONSTRATOR



The FACETS Demonstrator...



- ... integrates techniques and tools developed within FACETS ...
- ... into a complete workflow ...
- ... that allows to use the FACETS wafer-scale hardware system ...
(currently: a virtual version of it)
- ... for the emulation of benchmark cortical neural network models ...
- ... which exhibit functionality that can be demonstrated ...
- ... which are written in PyNN ...
- ... and therefore can be computed with established software simulators
(for verification, performance evaluation etc.)

Simulating the emulator


Operating
Interface

Mapping
Software

Digital
(Layer2)
Analog
(Layer1)



Simulating the emulator



Goals

Testing and evaluation of all involved software layers

Virtual hardware allows to

- test software before hardware is available
- test without possible hardware-specific problems
- provide a preliminary PyNN module for off-line testing of experiments

Verification of possible hardware changes

e.g. optionally insert detailed HICANN model


⇒ indispensable framework for preparation and development tasks

The Demonstrator models (so far)


- A layer 2/3 attractor memory
(by KTH, Krishnamurty / Lansner)
- A synfire chain model
(by INCM and ALUF, Kremkow / Aertsen / Masson)
- A model of self-sustaining cortical AI states
(by UNIC, Davison / Destexhe)
- Upcoming: Two-layer model by UNIC

All written in PyNN, all scalable, basic versions can be mapped to hardware without synapse loss



L2/3 cortical attractor memory (NEST)





L2/3 cortical attractor memory (virtual HW)





Synfire chain with feedforward inhibition (NEST)




Synfire chain with feedforward inhibition (virtual HW)



Cortical AI states (NEURON)




Cortical AI states (virtual HW)






PART IV


“SPIKEY” - DEMOS





The “Spikey” chip





WTA ring



WTA ring



WTA ring



Experiment Configuration

Weight for Stimulus 1

Weight for Stimulus 0

Position of Stimulus 1

Position of Stimulus 0

Ring Neighborhood Width


Excitatory-to-Excitatory Weight

Excitatory-to-Inhibitory Weight


Inhibitory-to-Excitatory Weight

Duration


Synfire chain with feedforward inhibition




Synfire chain model (acc. to INCM-CNRS) with feed-forward inhibition






Synfire chain model (acc. to INCM-CNRS) without feed-forward inhibition





Synfire chain with feedforward inhibition




“Hellfire chain”




“Hellfire chain”




L2/3 cortical attractor memory




L2/3 cortical attractor memory



Talking Spikey



Talking Spikey



PART V

SUMMARY & TO-DO-LIST



Summary

well-established workflow:

1. write model in PyNN
2. run!

Summary

well-established workflow:

1. write model in PyNN
 2. run!
-
- 3.1 mapping tool chooses optimal placing and routing
 - 3.2 graph model used for parameter space configuration
 - 3.3 complex, custom-designed software takes care of communication

} this is done automatically...

Summary

- 0.1 evaluate model – check if suitable for HW
- 0.2 analyze influence of distortions on dynamics
- 0.3 find (if possible !) suitable compensation mechanisms
- 0.4 investigate scaling properties, if necessary
- 0.5 think about input-to-network mapping
- 0.6 think about readout issues

well-established workflow:

- 1. write model in PyNN**
- 2. run!**

- 3.1 mapping tool chooses optimal placing and routing
- 3.2 graph model used for parameter space configuration
- 3.3 complex, custom-designed software takes care of communication

however, you still
need to use your brain...

this is done
automatically...

To-do list

Software and modeling

- Demonstrator benchmark models:
find suitable compensation mechanisms for hardware-specific distortions
- embed input-to-network mapping optimization in mapping algorithm

Hardware and low-level software

- implement multi-Spikey environment
- get a fully functioning wafer-scale system (huge R&D effort for hardware people)
investigate the interplay between software and actual hardware

Long-term perspectives


- multi-wafer neuromorphic computation facility

Acknowledgements



Electronic Vision(s)
Group

Acknowledgements



Links



The FACETS Project

www.facets-project.org



The Electronic Vision(s) group

www.kip.uni-heidelberg.de/cms/groups/vision/home/



PyNN

neuralensemble.org/trac/PyNN/