## A single case

## Power comparison - p1

- For off chip memory access
- dram\_power = 2W 8bit(1Byte/cycle), keeping access dram @100MHz
- bus\_power = 0.6W
  8bit(1Byte) bus, being active every cycle @100MHz
- mem\_power = <u>bandwidth</u> \* (dram\_power + bus\_power)

Cpu is not visiting memory all the time

Hence its unit is Byte/cycle, it can be understood as the percentage utilization of the memory port

Less use means less power consumption

- bandwidth\_tradition(0.32) > bandwidth\_spilt(0.26)
- Hence: mem\_power\_tradtion > mem\_power\_split

## A single case

## Power comparison - p2

- For cache access
- cache energy consumption per cache access depends on total cache size,
  6KB(spatial cache)<8KB(traditional), 2KB(temporal cache)<8KB(traditional)</li>
- the proposed split cache is energy saving in each cache access:
- energy\_per\_cache\_access\_tradition > energy\_per\_cache\_access\_split
- similar hit rate means similar access numbers.
- cache\_energy = access\_numbers \* energy\_per\_cache\_access
- Obvious: cache\_power\_tradition > cache\_power\_split