

Small8-related problem: to be used for Problems 1, and 2.

Shown below is a modified architecture of the Small8 computer. Unless specified otherwise, assume that all the components are the same as you had them in your mini-project.

- HP is a 16-bit "Head" Pointer Register (HPH and HPL), containing the head of a queue. The functions of a queue will be described on the next page.
- TP is a 16-bit "Tail" Pointer Register (TPH and TPL), containing the tail of a queue. The functions of a queue will be described on the next page.
- The outputs of AR, HP, TP, and PC are connected to the External Address Bus through a set of 4-to-1 MUX's.
- The RAM is a 64K X 8 <u>asynchronous</u> RAM. The timing requirements of its read and write operations are given in the timing diagram on the next page.
- There is a new flag register called tempC (temporary carry).
- Registers Temp1 and Temp2 are connected as shown, both with a syncrhronous **LD** input. Temp1 also has a synchronous **CLEAR** input.



Timing requirements for the read and write operations of the asynchronous RAM*-




1. You are to implement three new instructions for the Small8 computer by completing the ASM chart on the next page for queue operations: LDQI \$addr, LDQA, and STAQ.

18 pts.

A <u>stack</u> is a "first-in, last-out" (FILO) structure. In other words, the first byte stored (pushed) onto the stack is the last byte retrieved (popped), much like a "stack" of trays in a cafeteria.

A <u>queue</u>, on the other hand, is a "first-in, first out" (FIFO) structure. For a queue, the first byte stored is the first to be retrieved, much like the servicing of a line of customers in a cafeteria. The functions (and Small8 instructions) of a queue are defined as follows:



In more detail, the Small8 instructions for queue operations are defined as follows:

Instruction

Tagen.

Opcode/description

LDQI \$addr

(E1) Initialize both HP and TP to the 16-bit \$addr; (This is a 3-byte instruction.) Example: LDQI \$0070 will initialize HP = \$0070 and TP = \$0070.

LDQA

(E2) Load the byte from MEM(HP) to RegA; then HP <= HP + 1. (one-byte instruction)

STAQ

(E3) Store the byte in RegA to MEM(TP); then TailPtr <= TP + 1). (one-byte instruction)


Notes:

- The queue is implemented in MEM (just like the stack in Small8).
- HP is a register containing the memory address (16 bits) of the head of the queue.
- TP is a register containing the memory address (16 bits) of the tail of the queue.
- You don't have to worry about whether the queue is empty or full.

Name				
mame_	1244	 ಾಸಿಯಿಸಿಗಳು	ن کہ اڑا۔	

1. (continued) Complete the following ASM chart. Note that you do not have to complete the opcode fetch state.

For maximum credit, use the minimum number of states (including the use of conditional outputs). For maximum partial credit, "comment" your ASM chart.



lame -	. ៤៩២ស្គ្រា	-481 (2 2)		
--------	-------------	-------------------	--	--

2. You are to implement the ADA instruction by completing the ASM chart.

~+ 11-


20 pts.

-> #####

ADA \$addr Description: mem(\$addr) <= mem(\$addr) + (A) + (C);

- Add the content of Register A to some content in memory (in location \$addr)
- For example ADA \$0070 will add the content of Register A to memory location \$0070.
- Register A should retain its original value.
- All 4 flags are affected.

For maximum credit, use the minimum number of states (including the use of conditional outputs). For maximum partial credit, "comment" your ASM chart.



12 pts.

3. Assembly language program and .miffile

(a) Given the following .mif file, analyze it and produce the corresponding assembly language program. All addresses and contents are in hex. (4 pts)

	Add- ress	Cont- ent	Put the corresponding assembly program here:
	0000	84	7 ,-1- 421
	0001	31	\ LDAI \$3/
-	0002	F6	7
	0003	(0F')	> STA A \$000F
	0004	100/	}
	0005	BC	ZLDAA \$31,X
	0006	31	! \
	0007	31	-ORR D
1 /	0008	B2	
	0009	(0C)	GBEQA \$ DOOC
\ /	000A	00/	SERA \$ 200C -ANDR D
\	000B	21	1 _
	(000¢)	B5	G BPLA \$0002
	000D	(02)	o prep 40002
\ .	000E	(00/	2) to another (duta)
	000F	47 -	not an opcade (duta)

(b) Assume that we add one instruction (LDAA \$0070) at the beginning of the program, what would be the resulting .mif file. Put the answer there. (8 pts)

LDAA \$ 0070 Speeds 88

ress ent 0000 88 0001 70 0002 00	1.
0002 00	1.
0002 00	7.
0002 00	
0003 84	
0004 3/	
(0005) F6	
0006 //2	
0007	
0008/ BC	
0009 3/	
900A 3/	
000B B2	
000C (DF)	
0000 00	
000E 2/	
(000F) BL	
0010 (05)	
0011 00	
(0012) 47	
0013	
0014	

4. Small8 Program Execution at the instruction level

18 pts.

Given below is a .mif file containing a <u>"non-sense"</u> program involving the CALL and RET instructions. Based on the Small8 architecture in your mini-project and the instruction set at the end of this exam, fill in the table at the bottom of this page.

(Hint: it would be best to

		determine the corresponding
Address	Content	assembly program first.)
0000	88	1 4 3 5 7
0001	F1	LDAA \$OOF1
0002	00	CALL \$0007 - RET
0003	C8	7 +4007
0004	07	CALL \$0001
0005	00	1
0006	C0 -	STAA 2,X -RET
0007	EC	S STAA 2.X
8000	02	5 211111 231
0009	C0 -	-RET
000A	71 ▼	not posse
000B	97 -	Not opede (possibly data)
000C	43 -	I (poursey sure)

Important Notes:

The opcodes for the instructions can be found at the last page of the exam.

STREET,

Initial values:


- Memory location \$00F1 = 01
- Other initial values are shown below in the table.
- If any initial value is not specified, assume it is 0.

Based on what you know about your Small 8 CPU, analyze the above .mif file and specify the content (in hex) of each of the registers and memory locations. Note that each row in the table below represents the contents at the end of the execution of each instruction. All values should be in HEX.

For ease of grading, <u>leave the box blank</u> to indicate no change to a register or memory location.

·				15.4		/_		Vlemory	Location	1
	PC	AR	SP	lΧ	A /	D	000A	000B	000C	000D
Initial Values	0000	0000	000A	0009	0,0	00	200	7700	0.0	00
LDAA \$00F1	0003	00F1			81					
CALL	0007		000 C					06	00	
STAR	0009	000B						01		
RET	0001		0 00A	•						
STAR D	0002					0/				

^{*} Fill to the end of the table (i.e., execute only 5 instructions).



(a) With the above connections, what is the address range of RAM-A (i.e., first and last addresses)? For credit, show work here:

First address: 54000 (in hex) 0100 ... 0000Last address: 57FFF (in hex)

(c) Let's assume we change the connections as follows: A15 to A of the decoder and A14 to B of the decoder. Now, what is the address range of RAM-A?

(d) Back to the original connections as shown in the above figure (i.e., A15 to B and A14 to A), make ALL the appropriate connections to make the RAM-B components to have the following range of addresses. For maximum points, use minimum number of additional gates.


2000H - 3FFFH) and (E000H - FFFFH); i.e., each location has two address

Name		-24 14.5	(L	-	
Hallic	 				

20 pts.

6. ASM design: hardware queue component.

In Problem 1, you designed three instructions to implement and use a queue data structure in the Small8 CPU (LDQI \$addr, LDQA, STAQ). In this problem, you will design a stand-alone hardware Queue Module (nothing to do with Small8). To refresh your memory, a <u>queue</u> is a "first-in, first out" (FIFO) structure. For a queue, the first byte stored is the first to be retrieved, much like the servicing of a line of customers in a cafeteria.



(a) Block diagram for Queue Module

(b) Inside of the Queue Module: conceptually

The block diagram the hardware Queue Module is shown above, with two inputs: IN (8-bit input data) and OP (a 2-bit op code). It has one 8-bit output (OUT).

The functions of the Queue Module are determined by the 2-bit op code (OP):

- OP = 00 Do nothing and OUT is high-Z.
- OP = 01 Initialize Head Pointer HP = \$00 and Tail Pointer TP= \$00 (where \$00 is address \$00 of a 256X8 bit MEM)
- OP = 10 Retrieve the data byte from the queue "head"; i.e., MEM(HP) is connected to OUT as long as OP = 10; When OP changes, increment the HP register (i.e., HP <= HP + 1).
- OP = 11 Store the data byte from IN to the queue "tail"; i.e., Mem(TP) <= IN; then increment TP (i.e., TP <= TP+ 1);


Notes:

The architecture to be used for the Queue Module is given on the next page (again nothing to do with Small8).

- The gueue is implemented in a 256 X 8 asynchronous RAM.
- HP is a register containing the memory address (8 bits) of the head of the queue.
- TP is a register containing the memory address (8 bits) of the tail of the queue.
- You don't have to worry about whether the queue is empty or full.

A controller will be used to control the architecture (shown on the next page) to implement the Queue Module.

For this problem, all you have to do is to design this controller (i.e., give me the ASM chart on page 10).



For the following registers: HP, TP, MAR, MBR:

- CLR synchronous clear
- LD synchronous load

For the **iNCR** component:

IN

- If inc = 0, then F <= X
- If inc = 1, then F <= X + 1 (i.e., increment X)

For the asynchronous MEM module:

- ADDR is an 8-bit address bus (i.e., 256 locations)
- The data bus is separated into two buses:
 - DatalN
 - DataOUT
- · MEM functions as follows:

EN	OE	WE	<u>Operation</u>	0 = low	
0	Х	Χ	DataOut <= High-Z	1 = hìgh	
1	1	0	DataOut <= MEM[Addr]		'(Memory read)
1	Х	1	MEM[Addr] <= Datain; D	ataOut <= High-Z	(Memory write)


Assume that MEM is asynchronous and memory read and write can be done in 1 clock cycle.

6 (continued) Give the ASM chart necessary to implement the controller for the Queue Module.

- The best answer gets the most points.
- For partial credit, comment the function of the states and conditional outputs.

Hint: Here are the inputs and outputs of this controller.

- Inputs: OP, CLOCK
- Controller outputs: HP.CLR, HP.LD, TP.CLR, TP.LD, MAR.CLR, MAR.LD, MBR.CLR, MBR.LD, MEM.WE, MEM.OE, MEM.EN, MUX.sel, INCR,inc, INCR.TS, IN.TS



Name	t e	يستم والأ	- 20 th de by

ವ್ಯಜ್ಞಾರ್.ಇ

IMPORTANT:

- Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong.
- As always, the best answer gets the most points.

Groce

COVER SHEET:

145

Problem:	Points:	1
1 (18 pts)		Total
2 (20 pts)		
3 (12 pts)		
4 (18 pts)		
5 (12 pts)		
6. (20 pts)		

Re-Grade Inform	ation:			
			7	
			,	
			 	
			······	
			 	

INSTRUCTION	OP CODE	С	V	Z	S	DESCRIPTION	SYNTAX
Load Acc (Imm)	84	×	×	1	1	A ← mem[PC]	: LDAI <data></data>
Load Acc (Abs)	88 ,	X	×	1	1	A ← mem(mem[PC])	LDAA <address></address>
Load Acc (RR)	81	×	×	1	1	A ← (D)	LDAD
Store Acc (Abs)	F6	×	×	X	X	$Mem(mem[PC]) \leftarrow (A)$	STAA <address></address>
Store Acc (RR)	F1	×	×	X	X	D ← (A)	STAR D
Add with Carry	01	1	✓	1	√	A ← (A) + (D) + C	ADCR D
Subtract with Borrow	11	✓	1	1	✓	$A \leftarrow (A) + not(D) + C$	SBCR D
. Compare	91	√	√	√	✓	Same as Subtract, but only change Status Flags (A is unchanged)	CMPR D
AND	21	X	×	1	✓	$A \leftarrow (A) \text{ AND } (D)$	ANDR D
OR	31	×	×	✓	✓	$A \leftarrow (A) OR (D)$	ORR D
XOR	41	Х	X	✓	✓	$A \leftarrow (A) XOR (D)$	XORR D
Shift Left Logical	51	√	×	✓	✓	$C \leftarrow (A7), A7 \leftarrow A6,, A0 \leftarrow 0$	SLRL
Shift Right Logical	61	7	×	1	√	$C \leftarrow (A0), A0 \leftarrow A1,, A7 \leftarrow 0$	SRRL
Rotate Left through Carry	52	1	×	1	✓	$C \leftarrow (A7), A7 \leftarrow A6,, A0 \leftarrow C$	ROLC
Rotate Right through Carry	62	√	×	1	\	C ← (A0), A0 ← A1,, A7 ← C	RORC
Branch on /C (Inh)	В0	×	×	×	×	<pre>if (C=0), PC ← mem[PC] else PC++</pre>	всса
Branch on C (Inh)	В1	×	×	X	Х	if (C=1), PC ← mem[PC] else PC++	BCSA
Branch on Z (Inh)	B2	×	×	×	×	if (Z=1), PC ← mem[PC] else PC++	BEQA
Branch on S (Inh)	В3	X	X	×	X	if (S=1), PC ← mem[PC] else PC++	вміа
Branch on /Z (Inh)	B4	×	×	×	×	if (Z=0), PC ← mem[PC] else PC++	BNEA
Branch on /S (Inh)	B5	×	×	×	×	if (S=0), PC ← mem[PC] else PC++	BPLA
Branch on /V (Inh)	. B6	×	×	×	×	if (V=0), PC ← mem[PC] else PC++	BVCA
Branch on V (Inh)	В7	X	X	×	X	if (V=1), PC ← mem[PC] else PC++	BVSA
Decrement Acc	FB	X	×	>	>	A ← (A) - 1	DECA
Increment Acc	FA	X	×	√	\	A ← (A) + 1	INCA
Set Carry Flag	F8	1	×	×	×	C ← 1	SETC
Clear Carry Flag	F9	✓	X	×	X	C ← 0	CLRC

Table 1: Small8 Instruction Set

Addendum to the instruction set

INSTRUCTION	OP CODE	C	V	Z	S	DESCRIPTION	SYNTAX
Subroutines:	1.						
Load SP (Imm)	89	Х	Х	Х	Х	SP ← mem[PC+1],mem[PC]	LDSI <data></data>
Call	C8	х	х	х	х	$SP \leftarrow (SP) + 1; mem[SP] \leftarrow (PC_L);$ $SP \leftarrow (SP) + 1; mem[SP] \leftarrow (PC_H)$	CALL <address></address>
Return	C0	х	х	х	Х	$PC_H \leftarrow mem[SP]; SP \leftarrow (SP) - 1;$ $PC_L \leftarrow mem[SP]; SP \leftarrow (SP) - 1$	RET
Index addressing:							
Load X (Imm)	8A	Х	Х	Х	Х	X ← mem[PC+1],mem[PC]	LDXI <data></data>
Load Acc (Indx)	BC	Х	Х	Х	Х	A ← mem[(X) + b]	LDAA b,X
Store Acc (Indx)	EC	X	Х	Х	Х	$mem[(X) + b] \leftarrow (A)$	STAA b,X
Increment X	FC	Х	Х	Х	Х	X ← (X) + 1	NCX
Decrement X	FD	Х	Х	Х	X	X ← (X) − 1	DECX