

1. ASM and VHDL.

22 pts.


(a) Shown in Figure 1(next page) is the VHDL specification of a ASM controller. Analyze the VHDL code and complete the following timing diagram: Specify the values for state (0, 1, 2, or 3), and outputs Z1, Z2, Z3 and Z4. Note that there are two timing diagrams, each is independent of the other. For the last one, the initial state is given (as state = 2). Please show delays. (Assume all flipflops are initially '0'.)





```
LIBRARY ieee:
 USE ieee.std_logic 1164.all;
ENTITY T2Prob1 IS
     PORT ( Clock, Resetn, X, R, S:IN STD_LOGIC;
            Z1, Z2, Z3, Z4 : OUT STD LOGIC);
END T2Prob1;
ARCHITECTURE Behavior OF T2Prob1 IS
     SIGNAL state: STD LOGIC Vector (1 DOWNTO 0);
BEGIN
     PROCESS (Resetn, Clock)
        IF Resetn = '0' THEN
            state <= "00" :
        ELSIF (Clock'EVENT AND Clock = '1') THEN
            CASE state IS
               WHEN "01" =>
                   IF S = '0' THEN state <= "10" :
                   ELSE state <= "00";
                      Z2 <= '1';
                   END IF:
               WHEN "10" =>
                   state <= "01" :
               WHEN "00" =>
                   IF X = '0' THEN state <= "00";
                   ELSE state <= "10";
                   END IF;
               WHEN OTHERS =>
                   state <= "00":
            END CASE;
        END IF:
    END PROCESS:
    Z1 <= '1' WHEN state = "01" ELSE '0';
    PROCESS (state, R, S)
    BEGIN
        Z3 <= '0':
        Z4 \le '0';
        CASE state IS
           WHEN "01" =>
               IF S = '0' THEN Z3 <= '1';
               ELSE Z4 <= '1';
               END IF:
           WHEN "10" => IF R = '1'
                      THEN Z3 <= '1';
                      END IF:
           WHEN OTHERS =>
        END CASE:
    END PROCESS;
END Behavior:
```

Figure 1. To be used for problem 1



Name	

My Priority

X3-X0 20

2. <u>VHDL test bench analysis.</u> Given the following design for a circuit named "myPriority" and a testbench for it. Complete the timing diagram on the next page (functional simulation).

12 pts.

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
```

ENTITY myPrioity IS

```
PORT (x: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    z: OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
    w: OUT STD_LOGIC);
```

END myPriority;

ARCHITECTURE Behavior OF myPriority IS BEGIN

```
PROCESS (x)
BEGIN
```

```
z <= "00";

IF x(3) = '1' THEN z <= "11"; END IF;

IF x(1) = '1' THEN z <= "01"; END IF;

IF x(2) = '1' THEN z <= "10"; END IF;
```

 $w \le x(1) OR x(2);$ END PROCESS :


END Behavior;

```
-- Testbench
 library jeee:
 use ieee.std logic 1164.all:
 entity Prob2 tb is
end Prob tb;
architecture TB of Prob2 tb is
  signal sa : std logic vector(3 downto 0):
  signal sb: std_logic_vector(1 downto 0);
  signal sc : std logic;
begin -- TB
UUT: entity work myPriority
   port map (
        x => sa,
        z => sb.
        w => sc):
process
begin
   sa <= "0001":
   wait for 10 ns;
   assert(sc = '0');
   assert(sb = "00");
```

```
sa <= "1001":
  wait for 10 ns;
  assert(sc = '1');
  assert(sb = "11"):
  sa <= "1011":
  wait for 10 ns;
  assert(sc = '1');
  assert(sb = "11");
  sa <= "0100";
  wait for 10 ns:
  assert(sc = '1');
  assert(sb = "10");
  sa <= "1111";
  wait for 10 ns:
  assert(sc = '1');
  assert(sb = "11");
  report "SIMULATION FINISHED".
  wait;
 end process;
end TB:
```

2. (continue)

- (a) Given the design and the testbench from the previous page, complete the following timing diagram (functional simulation).
 - For std_logic signals, show the waveforms.
 - For std_logic_vector signals specify the values in binary.
 - There may be more "rows" and "columns" than you need.



(b) List the assertion errors (if any) - what is the error and at what time (ns)?


20 ms: period 2, Sc asserted to be a ""
30 ms: period 3, Sb asserted to be """
50 ms: period 5, Sb asserted to be """

Name	


Small8-related problem: to be used for Problems 3, and 4.

Shown below is a modified architecture of the Small8 computer. Unless specified otherwise, assume that all the components are the same as you had them in your mini-project.

- The outputs of AR, SP, IX, and PC are connected to the External Address Bus through a set of 4-to-1 MUX's.
- The RAM is a 64K X 8 <u>asynchronous</u> RAM. The timing requirements of its read and write operations are given in the timing diagram on the next page.
- There is a new flag register called tempC (temporary carry).
- Registers Temp1 and Temp2 are connected as shown, both with a syncrhronous LD input.
 Temp1 also has a synchronous CLEAR input.



Timing requirements for the read and write operations of the asynchronous RAM:



3. You are to implement the following two instructions for the Small8 computer by completing the ASM chart on the next page:

Description

INCA (FA)

 $A \le (A) + 1$; Increment Register A.

- Note that A is just a storage register. You cannot directly increment Register A.
- This instruction only afects only the Z and S flags.
- ALU.SEL = 101 is In1 + In2 + Cin

STAA \$addr (F6) Contents of Reg A is stored in mem[\$addr]

- All Stage are affected.
- This is an instruction you implemented for Small 8.

3. (continued) Complete the following ASM chart. Note that you **do not** have to complete the opcode fetch state.

For maximum credit, use the minimum number of states (including the use of conditional outputs). For maximum partial credit, "comment" your ASM chart.

"Fetch opcode" (You don't have to For ease of grading, use implement the opcode PC.INC the following notation. fetch state.) For example: CS1,CS0 = 01ALU.SEL = 101 AS1. AS0 = 10opcode **INCA** STAA \$addr St. STAA \$0714 Templicue AS1, AS0=11 MEMEN MemOE A.DE LDen CS1,C50=10 ARL.LD ALU, SEL=101 PCIZNE TEMP2.LD 2.00 high-byte addr (e) more to ARIH AS1, AS0=11 5, LD ManEN Monde TEMP2.0E LDeen A.LD ARH.LD ARL, LD content of A
written to loc
50714 AS1, ASO = OU ADE STEN Men EV

Name		

4. Complete the following part of the ASM diagram to implement a new instruction ADDA b.X. For maximum credit, optimize your ASM diagram. HINT: The ADDA b,X instruction is very similar to the LDAA b,X and is a 2-byte instruction and is defined as follows:

20	pts.

ADDA b, X ; Reg A <= mem(EA) + Reg A + Carry C; where EA is the "effective address"

EA = IX + bwhere

IX is the 16-bit content of the IX register and


b is the "offset" byte, stored next in memory after the ADDA b,X opcode.

Ex: If IX= \$20FF; b= \$05. Then EA= \$20FF + \$0005 = \$2104 (Hint: 16-bit addition)

Important Notes:

- IX is a 16-bit storage register; with a LD input (cannot be incremented or do addition).
- For the ALU: S2,S1,S0 = 101 means F = In1 plus In2 plus Cin; Cout is the carry out.
- You cannot use "user" registers and flags (i.e., A, D, C flag) for the implementation of an instruction like ADDA b.X.
- · All 4 user flags are affected.

More Notes: Both C and tempC flags are flipflops whose inputs are from the Cout of the ALU. Both the C and tempC have synchronous LD and CLR inputs.



5. Assembly language program and .mif file

12 pts.

(a) Given the following .mif file, analyze it and produce the corresponding assembly language program. All addresses and contents are in hex. (4 pts)

Put the corresponding

			assembly program here:
	Address	Content	
الميس	0800	F6	7 takes
1	0081	8B	STAA FOURB
1	0082	00)
	0083	21 🛰	- ANDR D
)	0084	F1 🟎	STARD
	0085	EC	2 1 1 20 4
	0086	03	(STAA 03,X
	0087	FD 🕶	2 DECX
	8800	B4	3 BNEA FOURD
	0089	80	Y BNEA FOOD
L	008A	00	
	008B	31 -	- ORRD - XORRD
	008C	41 🕶	- XORKD

(b) Assume that we add one instruction (LDAI \$15) at the beginning of the program, what would be the resulting .mif file. Put the answer there. (8 pts)

	Address	Content
	0080	84
	0081	15
"21"	0082	Fla
•	0083	(8D)
	0084	100/
	0085	2/
	0086	FI
	0087	EC
	0088	03
	0089	FD
	008A	BL
	008B	182
	008C	(00)
"22"	008D	31
	008E	41
	008F	
	0090	
	0091	
	0092	
	0093	
	0094	

Name		

6. <u>Small8 Program Execution</u> – at the <u>instruction</u> level

18 pts.

Given below is a .mif file containing a <u>"non-sense"</u> program involving the CALL and RET instructions. Based on the Small8 architecture in your mini-project and the instruction set at the end of this exam, fill in the table at the bottom of this page.

Address	Content	
0020	88	LDAA
0021	31	:
0022	00	
0023	C8	CALL
0024	27	
0025	00	
0026	F1	STAR D
0027	EC	STAA
0028	03	
0029	C ₀	RET
002A	00	
002B	00	
002C	14	

Important Notes:

The opcodes for the instructions can be found at the last page of the exam.

Initial values:

003/214

- Memory location \$00F1 = 01
- Other initial values are shown below in the table.
- If any initial value is not specified, assume it is 0.

Based on what you know about your Small 8 CPU, analyze the above .mif file and specify the content (in hex) of each of the registers and memory locations. Note that each row in the table below represents the contents at the end of the execution of each instruction. All values should be in HEX.

For ease of grading, <u>leave the box blank</u> to indicate no change to a register or memory location.

	DC	۸ ا	CD	ıv	_		N	<i>l</i> lemory	Location	1
	PC	AR	SP	IX	A	D	004A	004B	004C	004D
Initial Values	0020	0000	004A	0036	00	00	00	00	00	00
LDAA \$003/	0023	003/			14					
LDAA \$003/ CALL \$0027	0027		0040				36	10	00	
STAA	0029	0039							ı	
RET	· 		004A							
STAR D	0027					14				

^{*} Fill to the end of the table (i.e., execute only 5 instructions).

	OP	C	v	Z	S		
INSTRUCTION	CODE					DESCRIPTION	SYNTAX
Load Acc (Imm)	84	×	×	✓	7	A ← mem[PC]	LDAI <data></data>
Load Acc (Abs)	88 ,	×	X	✓	√	A ← mem(mem[PC])	LDAA <address></address>
Load Acc (RR)	81	X	×	1	✓	A ← (D)	LDAD
Store Acc (Abs)	F6	×	X	×	×	Mem(mem[PC]) ← (A)	STAA <address></address>
Store Acc (RR)	F1	×	X	X	×	D ← (A)	STAR D
Add with Carry	01	>	✓	>	\	A ← (A) + (D) + C	ADCR D
Subtract with Borrow	11	√	✓	1	√	$A \leftarrow (A) + not(D) + C$	SBCR D
Compare	91	√	✓	√	>	Same as Subtract, but only change Status Flags (A is unchanged)	CMPR D
AND	21	X	×	✓	✓	$A \leftarrow (A) \text{ AND } (D)$	ANDR D
OR	31	X	X	✓.	✓	$A \leftarrow (A) OR (D)$	ORR D
XOR	41	X	X	✓	\	$A \leftarrow (A) XOR (D)$	XORR D
Shift Left Logical	51	>	X	>	\	$C \leftarrow (A7), A7 \leftarrow A6,, A0 \leftarrow 0$	SLRL
Shift Right Logical	61	>	×	\	<	$C \leftarrow (A0), A0 \leftarrow A1,, A7 \leftarrow 0$	SRRL
Rotate Left through Carry	52	✓	×	✓	✓	$C \leftarrow (A7), A7 \leftarrow A6,, A0 \leftarrow C$	ROLC
Rotate Right through Carry	62	1	×	>	\	C ← (A0), A0 ← A1,, A7 ← C	RORC
Branch on /C (Inh)	В0	×	X	X	X	if (C=0), PC ← mem[PC] else PC++	всса
Branch on C (Inh)	B1	X	×	×	X	if (C=1), PC ← mem[PC] else PC++	BCSA
Branch on Z (Inh)	B2	×	×	×	×	if (Z=1), PC ← mem[PC] else PC++	BEQA
Branch on S (Inh)	В3	×	×	X	×	if (S=1), PC ← mem[PC] else PC++	BMIA
Branch on /Z (Inh)	В4	×	X	×	X	if (Z=0), PC ← mem[PC] else PC++	BNEA
Branch on /S (Inh)	B5	×	×	X	×	if (S=0), PC ← mem[PC] else PC++	BPLA
Branch on /V (Inh)	. В6	×	X		×	if (V=0), PC ← mem[PC] else PC++	BVCA
Branch on V (Inh)	В7	X	X.	X	×	if (V=1), PC ← mem[PC] else PC++	BVSA
Decrement Acc	FB	×	X	✓	✓	A ← (A) - 1	DECA
Increment Acc	FA	×	×	√	1	A ← <u>(</u> A) + 1	INCA
Set Carry Flag	F8	✓	×	×	×	C ← 1	SETC
Clear Carry Flag	F9	1	×	×	X	C ← 0	CLRC

Table 1: Small8 Instruction Set

Addendum to the instruction set

INSTRUCTION	OP CODE	С	V	Z	S	DESCRIPTION	SYNTAX
Subroutines:							
Load SP (Imm)	89	X	Х	×	X	SP ← mem[PC+1],mem[PC]	LDSI <data></data>
. Call	C8	Х	Х	Х	x	$SP \leftarrow (SP) + 1$; $mem[SP] \leftarrow (PC_L)$; $SP \leftarrow (SP) + 1$; $mem[SP] \leftarrow (PC_H)$	CALL <address></address>
Return	C0	Х	х	Х	X	$PC_H \leftarrow mem[SP]; SP \leftarrow (SP) - 1;$ $PC_L \leftarrow mem[SP]; SP \leftarrow (SP) - 1$	RET
Index addressing:	İ						
Load X (Imm)	8A	Х	Х	Х	Х	X ← mem[PC+1],mem[PC]	LDXI <data></data>
Load Acc (Indx)	BC	Х	Х	Х	Х	A ← mem[(X) + b]	LDAA b,X
Store Acc (Indx)	EC	Х	Х	Х	х	$mem[(X) + b] \leftarrow (A)$	STAA b,X
Increment X	FC	×	·X	Х	Х	X ← (X) + 1	INCX
Decrement X	FD	Х	Х	Х	X	X ← (X) ~ 1	DECX

	STD_LOGIC; STD_LOGIC_VECTOR(high DUT STD_LOGIC; IT STD_LOGIC);	downtolow);
ARCHITECTURE a OFentity_name IS SIGNALsignal_name : STD_LOGIC; SIGNALsignal_name : STD_LOGIC;		
BEGIN Process Statement Concurrent Signal Assignment Conditional Signal Assignment Selected Signal Assignment Component Instantiation Statement	<pre><generate_label>: FOR <loop_id> IN <ran< td=""><td></td></ran<></loop_id></generate_label></pre>	
<pre>END a;instance_name:component_name</pre>		
WITHexpression SELECTsignal <=expression WHENconstant_value,expression WHENconstant_value,expression WHENconstant_value,expression WHENconstant_value;		
signal <=expression WHEN boolean_expression ELSEexpression WHEN boolean_expression ELSEexpression;		
IFexpression THENstatement;statement; ELSIFexpression THEN		
statement; statement;	Problem:	Points:
ELSEstatement; statement;	1 (18 pts)	
END IF;	2 (20 pts)	
CASEexpression IS WHENconstant_value => statement;	3 (12 pts)	
statement; WHENconstant_value => statement;	4 (18 pts)	
statement; WHEN OTHERS =>	5 (12 pts)	
statement; statement; END CASE;	6. (20 pts)	
WAIT UNTILexpression;	Total:	