#### Week 5 - T1 2020

# Sequential Circuit Design

ELEC2141: Digital Circuit Design



## Summary

Sequential circuits

SR, D Latches

D, JK and T Flip- flops

Analysis of sequential circuits

State equations

State tables

State diagrams



#### Overview

Moore and Mealy sequential circuits

State reduction

State assignment

Sequential circuit design

Circuit synthesis

Moore to Mealy/Mealy to Moore conversion

Reading: Mano - Chapter 4, 4.3-4.4




## Mealy and Moore models

Two models of sequential circuits: Mealy and Moore

Mealy models: the output is a function of both the present state and the input

Also referred to as *Mealy Finite State Machines (FSM)* 




Mealy Finite Machine




# Mealy FSM example

Present	state	Next state				Output	
		X	=0	<b>X</b> :	=1	X = 0	X=1
A	В	A	В	A	В		
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0





FSM





# Mealy models

The outputs may change during the clock cycle

Momentary false values (glitches) may occur due to the delay encountered from the time that the inputs change and from the time that flip-flop outputs change

In order to solve mitigate these problems,

Inputs must be synchronized with the clock

Outputs must be sampled immediately before the clock edge Inputs are changed at the inactive edge of the clock

Thus, in a Mealy circuit, the output value is the value that is present immediately before the active edge of the clock




#### Moore model

Moore Model: the output is a function of only the present state


Also known as *Moore Finite State Machine* 

State tables do not need separate output listing for various input combinations.

Output value is indicated inside the circle together with the present state.




# Moore FSM example





## Moore FSM example



#### State reduction

State reduction is a necessary to realize sequential circuits with a fewer numbers of flip-flops and hence reduce the cost of a circuit

State-reduction algorithms reduce the number of states in a state table while maintaining the same input-output requirements and relationships

#### Steps in state reduction

- 1. Produce state table from the state diagram
- 2. Apply the following algorithm:
  - Two states are said to be equivalent if, for each member of the set of inputs, they give exactly the same output and send the circuit either to the same state or equivalent state
- 3. Construct *implication table* to check each pair of states for possible equivalence

## Implication table

Implication tables consist of squares, one for every possible pair of states, with spaces to list any possible implied states

Present state	Next	Next state		Output	
	X = 0	X=1	X = 0	X = 1	
a	c	b	0	1	
b	d	a	0	1	
С	a	d	1	O	
d	b	d	1	0	

Present states a and b have the same output for the same input

Their next states are c and d for X = 0 and b and a for X = 1

The characteristics of equivalent states are that if (a,b) imply (c,d) and (c,d) imply (a,b), then both pairs of states are equivalent

## Implication table

When this relationship exist, we say (a,b) implies (c,d)

That is if a and b are equivalent, then c and d have to equivalent

We can also observe that (c,d) implies (a,b)

The characteristics of equivalent states is that if (a,b) imply (c,d) and (c,d) imply (a,b), then both pairs of states are equivalent

The previous state table can be reduced to only two states



# Implication table

Present state	Next state		Output	
	X = 0	X=1	X = 0	X = 1
a	d	<u>b</u>	0	0
(b)	<u>e</u>	a	0	0
С	g	f	0	1
d	<u>a</u>	<u>d</u>	1	0
е	<u>a</u>	d	1	0
f	C	b	0	0
g	a	е	1	0

le		$ \begin{array}{ccc} col_{ban} & c = 0 \\ col_{ban} & c = 0 \end{array} $				
b	d-e a-b			_		
С	X	X				
d	X	X	×			
e	X	X	X			
f	200	0-0	X	X	X	
g	X	X	X	a-a d-e	a-a d-e	X
	a	b	С	d	е	f

Two states that are not equivalent are marked with a cross (X) in the corresponding square whereas their equivalence is recorded with a check mark  $(\checkmark)$ 

## Steps in filling implication table

Place a cross in any square corresponding to non-equivalent states (i.e. different outputs)

Enter the implied states in the remaining squares (top-down - then on to next column to the right)

Record check marks for equivalent states

Make successive passes through the table to place a cross and check marks

Continue procedure until no additional squares can be crossed out

b	d-e b-a					
С	*	*				
d	*	×	×			
е	×	×	×	✓		
f	y-d 0-b	Cor a-b	×	×	×	
g	*	×	*	a-a d-e	a-a d-e	*
	a	b	С	d	е	f



# Implication table result

$$b \rightarrow q$$
 $e, g \rightarrow d$ 

Present state	Next state		Output	
	X = 0	X = 1	X = 0	X = 1
a	d	a	0	0
(a)	<del>-d-</del>	a	0	0
c	d	f	0	1
d	a	d	1	0
d	a	d	1	0
f	С	a	0	0
4	<del>a</del> _	d	_1_	0



Present state	Next	state	Output		
	X = 0	X=1	X = 0	X = 1	
a	d	a	0	0	
С	d	f	0	1	
d	a	d	1	0	
f	С	a	0	0	



# Implication table example


Present state	Next	state	Output		
	X = 0	X=1	X = 0	X = 1	
a	a	b	0	0	
b	С	d	0	0	
С	a	d	0	0	
d	е	f	0	1	
е	a	f	0	1	
f	g	f	0	1	
g	a	f	0	1	

					d-f	<u>.</u> 3
b	a-c b-d				6-7	7
С	0-a	a-d		-		
d	X	X	×			
e	X	X	X	9-ct		_
f	X	X	X	50 20	م م ا	٠
g	X	X	×	9-P	<b>\</b>	2-6
	a	b	С	d	е	f



# Implication table example

Present state	Next	state	Output		
	X = 0	X = 1	X = 0	X=1	
a	a	b	0	0	
b	С	d	0	0	
С	a	d	0	0	
d	е	d	0	1	
е	a	d	0	1	
4-	_e_	<del>d</del>	0_	_1	
	a	d	0	1	




Present state	Next	state	Out	put
	X = 0	X = 1	X = 0	X = 1
a	a	b	0	0
b	С	d	0	0
С	a	d	0	0
d	е	d	0	1
е	a	d	0	1





# Implication table problem

Present state	Next	Output	
	X = 0	X = 1	
a	\$a	С	0
b	f	h	0
С	8C	øa	1
d	a	9 C	
<del>-e</del>	C	a	<del>1</del>
f	f	b	1
g	b	h	0
h	С	g	1





#### State assignment

Necessary to assign unique binary code to the states to lesign a sequential circuit with physical components

Traffic light Red 00

For m states, codes must contain n bits, where  $2^n \ge m$ 

Eight states can be assigned with three bits codes, binary numbers from 000 through 111

If the state table has seven states, binary numbers 000 to 110 can be used to assign the states; the remaining state is unused

For five states, five binary numbers can be used; the remaining three states are unused

The unused states are treated as "don't care conditions" during design

# State assignment / coding

State	Assignment 1, Binary	Assignment 2, Gray Code	Assignment 3, One-Hot
a	000	000	00001
b	001	001	00010
С	010	011	00100
d	011	010	01000
е	100	100	10000

Assignment 1 is often used and easy to apply

Assignment 2 makes it easier for Boolean function to be placed in the map for simplification

Assignment 3 provides faster machines and simpler decoding logic for the next state and output

# State assignment example

Using binary code for state assignment, the reduced state table in the last example can be given as

Present state	Next state		Output	
	X = 0	X = 1	X = 0	X = 1
a	a	b	0	0
b	С	d	0	0
С	a	d	0	0
d	е	d	0	1
е	a	d	0	1



Present state	Next state		Output	
	X = 0	X = 1	X = 0	X = 1
000	000	001	0	0
001	010	011	0	0
010	000	011	0	0
011	100	011	0	1
100	000	011	0	1



## Sequential circuit design

#### **Procedure**

- 1. **Specification:** Derive the state diagram from the word description and specifications of the desired operation.
- Formulation: Obtain state table from the state diagram. Reduce the number of states.
- 3. State Assignment: Assign binary values to the states. Obtain the binary-coded state stable.
- 4. Flip-Flop Selection: Choose the type of flip-flops to be used D,  $\forall k$ , T
- **5. Equation Determination:** Derive the simplified flip-flop input equations and output equations.
- 6. Optimization: Optimize the flip-flop input equations and output equations.
- 7. **Technology mapping:** Draw the logic diagram using flip-flops, ANDs, ORs, and inverters. Transform the logic diagram to the appropriate gate technology.
- 8. **Verification:** Verify the design implementation with simulation.




We need to design a circuit that detects a sequence of three or more consecutive 1's in a string of bits coming from an input line (i.e. the input is in serial bit stream)

X: 1000 111 00111 000

State diagram and state table


State diagram and state table

α -	no 1's
<b>p</b> -	one 1
	two 1's
9 -	three 1's
-0	1/0



Present state	Next state		Output	
	X = 0	X = 1	X = 0	X = 1
a	a	P	0	0
Р	α	C	0	0
C	Q	d	0	l
9	Q.	d	$\Diamond$	1





Present state	Next	state	Output		
	X = 0	X = 1	X = 0	X=1	
a	a	b	0	0	
b	a	С	0	0	
С	a	ø c	0	1	
& C	a	ø C	0		


#### 2. State reduction

#### 3. State assignment





#### Binary coded state diagram and table



Present state	Next	_		put
	X = 0	X = 1	X = 0	X = 1
00	00	01	0	0
01	00	10	0	0
10	00	10	0	1

#### Synthesis using D flip-flops


The next state equation is the same as the D flip-flop input equation (taking flip flops Y and Z)


$$D_Y = Y(t+1)$$
 and  $D_Z = Z(t+1)$ 




10

Present state	Next state		Output	
	X = 0	X=1	X = 0	X=1
00	00	01	0	0
01	00	10	0	0
10	00	10	0	1








Flip flop equations

$$\mathbf{D}_{Y} = XY + XZ 
\mathbf{D}_{Z} = X\overline{Y}\overline{Z} 
\mathbf{F} = XY$$

Logic diagram





#### **Excitation Tables**

When D flip-flops are employed, the input equations are obtained directly from the next state

However, for JK and T flip-flops, the input equations need to be derived indirectly from the state table

An excitation table that lists the required inputs for a given change of state in state table is thus needed

Q(t)	Q(t+1)	J	K
0	0	0	Χ
0	1	1	Χ
1	0	X	1
1	1	X	0

Q(t)	Q(t+1)	Т
0	0	0
0	1	1
1	0	1
1	1	0



#### **Excitation - characteristic tables**

		$\downarrow$		
Q(t)	Q(t+1)	J	K	
0	0	0	X	
0	(1)	1	X	
1	0	Χ	1	
1	(1)	Χ	0	

• • • • • • • • • • • • • • • • • • • •	Q(+1)
101	Q(t) +
101	0 -
6174	_1
١   إدا	Q(t)
	•

Q(t)	Q(t+1)	Т
0	0	0
0	1	1
1	0	1
1	1	0



The excitation table is used to obtain the required inputs from the state table

For previous design problem:

Pres		Input	Next state			Fli	p-Flo	p Inp	uts			
sta √	te 🗸			J			V					
Υ	Z	Χ	<b>Y</b> (	t+1	L)	$\boldsymbol{Z}$	(t+1)	.)	$J_Y$	$K_{Y}$	$J_{Z}$	$K_{Z}$
0	0	0	Ī	0		1	0		٥	X	O	X
0	0	1		0			1		0	X	J	X
0	1	0		0			0		0	×	X	1
0	1	1		1			0		1	X	X	
1	0	0		0			0		X	l	0	X
1	0	1		1			0		X	O	0	X
1	1	0		Χ			X		×	X	X	X
1 30	1	1		Χ	-		Х		X	×	×	X

Q(t)	Q(t+1)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	Χ	0



The required JK input equations can then be obtained

 $J_{Y=X}$ 


from the state table


Present Input Next state Flip-Flop Inputs 0 0 01	11 10 I O
state	10
V	
Y Z X $Y(t+1)$ $Z(t+1)$ $J_Y$ $K_Y$ $J_Z$ $K_Z$	XX
0 0 1 0 1 0 X 1 X	
	Y = X
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	11 10
1 0 0 0 0 X 1 0 X	
1 0 1 1 0 X 0 0 X 1 0 O	XX
1 1 0 X X X X X	
1 1 1 X X X X X	INISW/

The required JK input equations can then be obtained

from the state table

Pres		Input	Next state		Fli	p-Flo <sub>l</sub>	p Inp	uts
Υ	Z	X	Y(t+1)	Z(t+1)	$J_Y$	$K_{Y}$	$J_Z$	$K_{Z}$
0	0	0	0	0	0	X	0	X
0	0	1	0	1	0	Χ	1	X
0	1	0	0	0	0	X	Х	1
0	1	1	1	0	1	Χ	Χ	1
1	0	0	0	0	Χ	1	0	X
1	0	1	1	0	Χ	0	0	X
1	1	0	Χ	Χ	Χ	X	Х	Х
1	1	1	X	Χ	Χ	Х	X	X








$$\int_{\mathbf{K}_{\mathbf{Y}}} \mathbf{J}_{\mathbf{Y}} = XZ$$

$$\mathbf{K}_{\mathbf{Y}} = \bar{X}$$

$$\mathbf{J}_{\mathbf{Z}} = X$$

$$\mathbf{K}_{\mathbf{Z}} = Z$$


Logic diagram





Design a three-bit counter consisting of three T flip-flops that can count in binary form from 0 to 7


State diagram:



State	OSSGN.
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	( 1 1



Design a three-bit counter consisting of three T flip-flops that can count in binary form from 0 to 7





#### **State Table**


	Present state				Next state				ip-Fl nput	_
Α	В	С	<b>A</b> (	(t+1)		B(t+1)	C(t+1)	$T_A$	$T_B$	$T_{C}$
0	0	0	1	0		0	1	0	0	l
0	0	1		0		1	$\bigcirc$	0		1
0	1	0		Ò		1	1	0	0	1
0	1	1		Ī		D	0	l	1	1
1	0	0		١		0	1	0	D	1
1	0	1		1		\	$\bigcirc$	O	1	١
1	1	0		١		l	1	D	0	1
1	1	1		0		0	0		(	1


Q(t)	Q(t+1)	Т
0	0	0
0	1	1
1	0	1
1	1	0



	ese		l	Next state			Flip-Flop Inputs		
Α	В	С	A(t+1)	B(t+1)	C(t+1)	$T_A$	$T_B$	$T_{C}$	
0	0	0	0	0	1	0	0	1	
0	0	1	0	1	0	0	1	1	
0	1	0	0	1	1	0	0	1	
0	1	1	1	0	0	1	1	1	
1	0	0	1	0	1	0	0	1	
1	0	1	1	1	0	0	1	1	
1	1	0	1	1	1	0	0	1	
1	1	1	0	0	0	1	1	1	


\ B0		Ţ	A =	BC
A	00	01	11	10
0	Q	0	<u> </u>	Q
1	0	0		O







$$\begin{array}{c}
T_A = BC \\
T_B = C \\
T_C = 1
\end{array}$$






## Moore to Mealy Conversion

To convert a Moore machine to a Mealy one:


1. Pull the outputs back in all *incoming* transitions in the state diagram



2. Duplicate the outputs of any state to all occurrences of that state as a *next-state* in the state table



# Moore to Mealy Example



Current	Next	State	Output
State	X = 0	X=1	Z
Α	Α	В	0
В	D	В	0
С	D	В	1
D	Α	Ε	0
Е	D	C	0

Current	Next State	e, Output Z
State	X = 0	X=1
A	A,O	B,0
B	D, 0	13,0
5	D, 0	B,0
D	A,0	E,O
E	$\mathcal{D}^{1} \mathcal{O}$	C, 1






## Mealy to Moore Conversion

To convert a Mealy machine to a Moore one:


1. Split each state to the number of *different* outputs coming in, and push the outputs into the state in the state diagram




2. Create *new states* corresponding to all stateoutput combinations and fill in a new state table



Mealy to Moore Example





Current State	Next State, Output Z		
	X = 0	X = 1	
Α	A, 0	B, 0	
В	C, 0	B, 0	
C	A, 0	D, 0	
D	C, 0	B, 1	



Current State	Next State		Output
	X = 0	X = 1	Z
Α	Α	B,	
Bi	C	Bi	0
C	Α	D	0
D	C	$B_2$	0
$B_2$	C	$\mathcal{B}'$	l

