

\*The clk signal being active high at each state is implied

\*Active low and don't care inputs/outputs are not shown in edges and states

