
(a) gate $1 - e^{-\beta\tau^{\alpha}}$ relative to $1 - e^{-\beta\tau}$, hard IC
unconstrained
Hermitian
linear, Herm., tr=1
PSD factor
PSD additive
(b) hard IC with gate $1 - e^{-\beta\tau}$ relative to tuned soft IC
unconstrained
Hermitian
linear, Herm., tr=1
PSD factor
(c) output map relative to unconstrained output (hard IC, τ^{α} gate)
Hermitian
linear, Herm., tr=1
PSD factor
PSD additive
10^{-1}
10^{0}
(d) PSD map relative to linear head (hard IC, τ^{α} gate)
PSD factor
PSD additive
10^{-1}
10^{0}
ratio of relative Frobenius errors, paired by seed and initial state (values below 1 favour the first variant)
geometric mean (marker) and range (line) over 30 pairs
$\alpha = 0.3$
$\alpha = 0.6$
$\alpha = 0.9$