

CSC 3210 Computer organization and programming

Chapter 4

Chunlan Gao



Attendance number



- 87965


Pipeline Operation




- Cycle-by-cycle flow of instructions through the pipelined datapath
 - “Single-clock-cycle” pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. “multi-clock-cycle” diagram
 - Graph of operation over time
- We’ll look at “single-clock-cycle” diagrams for load & store

First sequence, show the active portions of the datapath highlighted as a load instruction goes through the five stages of pipelined execution. We show a load first because it is active in all five stages

Instruction fetch(LW)



Instruction decode(LW)



Execute or Address Calculation (LW)






FIGURE 4.39 EX: The third pipe stage of a load instruction, highlighting the portions of the datapath in Figure 4.37 used in this pipe stage. The register is added to the sign-extended immediate, and the sum is placed in the EX/MEM pipeline register.


Memory access (LW)




Write-Back (LW)



Memory access (SW)



Write-Back(SW)





Multiple-clock-cycle pipeline diagram of five instructions




FIGURE 4.45 Multiple-clock-cycle pipeline diagram of five instructions. This style of pipeline representation shows the complete execution of instructions in a single figure. Instructions are listed in instruction execution order from top to bottom, and clock cycles move from left to right. Unlike [Figure 4.26](#), here we show the pipeline registers between each stage. [Figure 4.59](#) shows the traditional way to draw this diagram.

Traditional multiple-clock-cycle pipeline diagram of five instructions




FIGURE 4.46 Traditional multiple-clock-cycle pipeline diagram of five instructions in [Figure 4.45](#).

Single-Cycle Pipeline Diagram





FIGURE 4.47 The single-clock-cycle diagram corresponding to clock cycle 5 of the pipeline in [Figures 4.45 and 4.46](#).

As you can see, a single-clock-cycle figure is a vertical slice through a multiple-clock-cycle diagram.

Previous



Pipelined Control (Simplified)




FIGURE 4.48 The pipelined datapath of [Figure 4.43](#) with the control signals identified. This datapath borrows the control logic for PC source, register destination number, and ALU control from [Section 4.4](#). Note that we now need funct fields of the instruction in the EX stage as input to ALU control, so these bits must also be included in the ID/EX pipeline register.

Pipelined Control



Instruction	Execution/address calculation stage control lines		Memory access stage control lines			Write-back stage control lines	
	ALUOp	ALUSrc	Branch	Mem-Read	Mem-Write	Reg-Write	Memto-Reg
R-format	10	0	0	0	0	1	0
lw	00	1	0	1	0	1	1
sw	00	1	0	0	1	0	X
beq	01	0	1	0	0	0	X

FIGURE 4.51 The values of the control lines are the same as in Figure 4.22, but they have been shuffled into three groups corresponding to the last three pipeline stages.





FIGURE 4.52 The seven control lines for the final three stages. Note that two of the seven control lines are used in the EX phase, with the remaining five control lines passed on to the EX/MEM pipeline register extended to hold the control lines; three are used during the MEM stage, and the last two are passed to MEM/WB for use in the WB stage.

Pipelined Control



Detecting the Need to Forward



- Pass register numbers along pipeline
 - e.g., ID/EX.RegisterRs1 = register number for Rs1 sitting in ID/EX pipeline register
- ALU operand register numbers in EX stage are given by
 - ID/EX.RegisterRs1, ID/EX.RegisterRs2
- Data hazards when
 - 1a. EX/MEM.RegisterRd = ID/EX.RegisterRs1
 - 1b. EX/MEM.RegisterRd = ID/EX.RegisterRs2
 - 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs1
 - 2b. MEM/WB.RegisterRd = ID/EX.RegisterRs2

Fwd from EX/MEM
pipeline reg

Fwd from
MEM/WB
pipeline reg




FIGURE 4.48 The pipelined datapath of Figure 4.43 with the control signals identified. This datapath borrows the control logic for PC source, register destination number, and ALU control from Section 4.4. Note that we now need funct fields of the instruction in the EX stage as input to ALU control, so these bits must also be included in the ID/EX pipeline register.

Data Hazards in ALU Instructions(Real Program)




- Consider this sequence:

```
sub  x2, x1, x3
and  x12, x2, x5
or   x13, x6, x2
add  x14, x2, x2
sd   x15, 100(x2)
```

- We can resolve hazards with forwarding
 - How do we detect when to forward?


Forwarding



Detecting the Need to Forward




sub x2, x1, x3
and x12, x2, x5
or x13, x6, x2
add x14, x2, x2
sd x15, 100(x2)



Detecting the Need to Forward



sub x2, x1, x3
and x12, x2, x5
or x13, x6, x2
add x14, x2, x2
sd x15, 100(x2)



Detecting the Need to Forward



- But only if forwarding instruction will write to a register!
 - EX/MEM.RegWrite, MEM/WB.RegWrite
- And only if Rd for that instruction is not x0
 - EX/MEM.RegisterRd \neq 0,
MEM/WB.RegisterRd \neq 0

Conclusion



Instr	Needs <small>x2</small>	Hazard?	Forward From
I2	✓	✓	EX/MEM
I3	✓	✓	MEM/WB
I4	✓	✗	—
I5	✓	✗	—