CSC 3210 Computer organization and programming

Chapter 3 & Chapter 4

Chunlan Gao



Attendance Number



• The attendance number you should calculate it

Last class



• Floating-Point Addition, FP Adder Hardware, Floating-Point Multiplication, temperature conversion example

FP Example: Array Multiplication



- \bullet C = C + A \times B
 - All 32 × 32 matrices, 64-bit double-precision elements
- C code:

- Addresses of c, a, b in x10, x11, x12, and i, j, k in x5, x6, x7
- Assume that the integer variables are in x5, x6, and x7, respectively

Array in the memory



Index	Element	Address offset (bytes)
0	A[0][0]	0
1	A[0][1]	8
2	A[0][2]	16
31	A[0][31]	248
32	A[1][0]	256
33	A[1][1]	264
		1
1023	A[31][31]	8184

FP Example: Array Multiplication



RISC-V code:

```
mm:...
          lί
                x28,32
                          // x28 = 32 (row size/loop end)
          lί
                x5.0
                            // i = 0; initialize 1st for loop
                            // j = 0; initialize 2nd for loop
   L1:
          lί
                x6,0
   L2:
          lί
                x7,0
                            // k = 0; initialize 3rd for loop
# f0 = c[i][j]
                            // x30 = i * 2**5  (size of row of c)
             s11i x30,x5,5
                  x30,x30,x6 // x30 = i * size(row) + j
             slli x30,x30,3 // x30 = byte offset of [i][j]
                   x30,x10,x30 // x30 = byte address of c[i][j]
             f1d
                   f0,0(x30)
                               // f0 = c[i][i]
# f1 = b[k][j] and f2 = a[k][j]
                            // x29 = k * 2**5  (size of row of b)
   L3:
          slli x29,x7,5
          add
                x29,x29,x6 // x29 = k * size(row) + j
          slli
                x29,x29,3 // x29 = byte offset of [k][j]
                x29,x12,x29 // x29 = byte address of b[k][j]
          add
          f1d
                f1,0(x29)
                            // f1 = b[k][i]
```

ndex	Element	Address offset (bytes)
	A[0][0]	0
	A[0][1]	8
	A[0][2]	16
1	A[0][31]	248
2	A[1][0]	256
3	A[1][1]	264
		····
023	A[31][31]	8184

FP Example: Array Multiplication



```
x29,x5,3 // x29 = i * 2**5 (size of row of a)
       slli
             x29, x29, x7 // x29 = i * size(row) + k
       add
       slli
             x29,x29,3 // x29 = byte offset of b[i][k]
       add
             x29, x11, x29 // x29 = byte address of a[i][k]
             f2,0(x29) // f2 = a[i][k]
       f1d
#f[0] = c[i][j] + a[i][k] * b[k][j]
       fmul.d f1, f2, f1 // f1 = a[i][k] * b[k][j]
       fadd.d f0, f0, f1 // f0 = c[i][j] + a[i][k] * b[k][j]
     # k++, check if k<32
       bltu x7, x28, L3 // if (k < 32) go to L3
# save f0 to c[i][j]
              f0,0(x30) // c[i][i] = f0
       fsd
             x6,x6,1 // i = i + 1
       addi
             x6,x28,L2
                        // if (i < 32) go to L2
       bltu
       addi
             x5, x5, 1 // i = i + 1
             x5,x28,L1 // if (i < 32) go to L1
       bltu
```

Accurate Arithmetic



IEEE 754 always keeps two extra bits on the right during intervening additions, called guard and round Add 2.56 * 10° to 2.34 * 10°, assuming we have three significant decimal digit, (the guard digit hold5 and round digit hold 6)

Round to 3 digit 2.37 Without guard and round
$$\begin{array}{c} 2.3400_{\text{ten}} \\ +0.0256_{\text{ten}} \\ \hline 2.3656_{\text{ten}} \end{array}$$
 the result is 2.36
$$\begin{array}{c} 2.34_{\text{ten}} \\ +0.02_{\text{ten}} \\ \hline 2.36_{\text{ten}} \end{array}$$

Chapter 4



• CPU time = Instruction Count * CPI* Clock Cycle Time

= Instruction Count * CPI / Clock Rate

- CPU performance factors:
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by CPU hardware
- We will examine two RISC-V implementations
 - A simplified version
 - A more realistic pipelined version
- Simple subset, shows most aspects
 - Memory reference: 1d, sd ...
 - Arithmetic/logical: add, sub, and, or, xor
 - Control transfer: beq ...

Chapter 4




- Information encoded in binary
- --low voltage =0, high voltage =1
- --one bit per wire
- --multi-bit data encoded on multi-wire buses
- Combinational element (and, alu)
- -operate one data
- output just depend on input (a function of input)
- State (sequential) elements (register, memory)
- -store information
- -operate on at least two inputs input data, clock

Logic Design Basic review

Chapter 4: Combinational Elements




- AND-gate
 - Y = A & B




Adder

$$Y = A + B$$




Multiplexer


Y = S ? A : B



Immediate Generator




Arithmetic/Logic Unit Y = F(A, B)




Sequential Elements



- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes from 0 to 1




Delay flip-flop



Sequential Elements




- Register with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later




Clocking control




- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element
 - Longest delay determines clock period






Sequential Elements







Instruction Execution (5 steps)



In a typical RISC-V 5-stage pipeline:

- 1.IF (Instruction Fetch) IM (Instruction Memory)
- 2.ID (Instruction Decode/Register Fetch) Reg
- 3.EX (Execute) ALU
- 4.MEM (Memory Access) DM (Data Memory)
- 5.WB (Write Back) Reg

Instruction Execution(5 steps)



IF - Instruction Fetch

- · Components involved:
 - Instruction memory
 - PC (Program Counter)
- Purpose: Fetch the instruction from memory using the PC.

ID - Instruction Decode / Register Fetch

- Components involved:
 - Register File (for reading source registers)
 - Immediate Generator (if needed)
 - Control Logic
- Purpose: Decode the instruction, read registers, and generate control signals.

EX - Execute / ALU

- Components involved:
 - ALU (performs operations)
 - Multiplexers (for choosing ALU inputs)
 - Branch Target Adder (if needed)
- Purpose: Perform ALU operation, compute addresses, evaluate branches.

MEM - Memory Access

- Components involved:
 - Data Memory
- Purpose:
 - For lw: Load data from memory
 - For sw: Store data to memory

WB - Write Back

- Components involved:
 - MUX for selecting final result
 - Register File (write port)
- Purpose: Write result back to destination register (rd)


Building a Datapath



- Datapath
 - Elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...
- We will build a RISC-V data path incrementally

Step 1 Instruction Fetch






ID (Instruction Decode/Register Fetch)&ALU



R-Format Instructions

- Read two register operands
- Perform arithmetic/logical operation
- Write register result



a. Registers b. ALU

Combination






FIGURE 4.10 The datapath for the memory instructions and the R-type instructions. This example shows how a single datapath can be assembled from the pieces in Figures 4.7 and 4.8 by adding multiplexors. Two multiplexors are needed, as described in the example.