CSC 4320/6320: Operating Systems



Chapter 09: Main Memory-III

Spring 2025

Instructor: Dr. Md Mahfuzur Rahman Department of Computer Science, GSU

Disclaimer



The slides to be used in this course have been created, modified, and adapted from multiple sources:

• The slides are copyright Silberschatz, Galvin and Gagne, 2018. The slides are authorized for personal use, and for use in conjunction with a course for which Operating System Concepts is the prescribed text. Instructors are free to modify the slides to their taste, as long as the modified slides acknowledge the source and the fact that they have been modified.

Chapter 9: Memory Management



- Background
- Contiguous Memory Allocation
- Paging
- Structure of the Page Table
- Swapping
- Example: The Intel 32/64-bit Architectures
- Example: ARMv8 Architecture

Objectives



- To provide a detailed description of various ways of organizing memory hardware
- To discuss various memory-management techniques,
- To provide a detailed description of the Intel Pentium, which supports both pure segmentation and segmentation with paging

Implementation of Page Table



- Page table is kept in main memory
 - Page-table base register (PTBR) points to the page table
 - Page-table length register (PTLR) indicates size of the page table (number of entries)
- In this scheme every data/instruction access requires two memory accesses
 - One for the page table and one for the data / instruction
- The two-memory access problem can be solved by the use of a special fast-lookup hardware cache called translation look-aside buffers (TLBs) (also called associative memory). The TLB contains only a few of the page-table entries.

Translation Look-Aside Buffer



- Some TLBs store address-space identifiers (ASIDs) in each TLB entry — uniquely identifies each process to provide address-space protection for that process
 - Need to flush at every context switch (if TLB does not support multiple ASIDs simultaneously)
- TLBs typically small (64 to 1,024 entries)
- On a TLB miss, value is loaded into the TLB for faster access next time
 - Replacement policies must be considered (When TLB is full). LRU, Round-robin, random, etc. may be used.
 - Some entries can be wired down for permanent fast access (cannot be removed from the TLB)

Hardware



Associative memory – parallel search

Page #	Frame #		


Associative Memory: Access by content

RAM: Access by address

- Address translation (p, d)
 - If p is in associative register, get frame # out
 - Otherwise get frame # from page table in memory







Effective Access Time



- Hit ratio percentage of times that a page number is found in the TLB
- An 80% hit ratio means that we find the desired page number in the TLB 80% of the time.
- Suppose that 10 nanoseconds to access memory.
 - If we find the desired page in TLB then a mapped-memory access take 10 ns
 - Otherwise, we need two memory access, so it is 20 ns
- Effective Access Time (EAT)

EAT = $0.80 \times 10 + 0.20 \times 20 = 12$ nanoseconds implying 20% slowdown in access time

Consider a more realistic hit ratio of 99%,
EAT = 0.99 x 10 + 0.01 x 20 = 10.1ns
implying only 1% slowdown in access time.

Memory Protection




- Memory protection implemented by associating protection bit with each frame to indicate if read-only or read-write access is allowed
 - Can also add more bits to indicate page execute-only, and so on
- Valid-invalid bit attached to each entry in the page table:
 - "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page
 - "invalid" indicates that the page is not in the process' logical address space
 - Or use page-table length register (PTLR)
- Any violations result in a trap to the kernel

Valid (v) or Invalid (i) Bit In A Page Table



Suppose, in a system with a 14-bit address space (0 to 16383). Assume we use only addresses 0 to 10468. Given a page size of 2 KB. Addresses in pages 0, 1, 2, 3, 4, and 5 are mapped normally through the page table. Any attempt to generate an address in pages 6 or 7, however, will find that the valid-invalid bit is set to invalid.



Questions



1.	Consider a logical addre	ss with a page s	size of 8 KB.	How many	bits must be	used to	represent the
ра	ge offset in the logical ac	dress?					

- A) 10
- B) 8
- C) 13
- D) 12
- 2. Assume a system has a TLB hit ratio of 90%. It requires 15 nanoseconds to access the TLB, and 85 nanoseconds to access main memory. What is the effective memory access time in nanoseconds for this system?
- A) 108.5 ✓
- B) 100.5
- C) 22
- D) 176.5
- 3. Given the logical address 0xAEF9 (in hexadecimal) with a page size of 256 bytes, what is the page offset?
- A) 0xAE
- B) 0xF9 ✓
- C) 0xA
- D) 0xF900

Quiz



Consider a logical address space of 256 pages with a 4-KB page size, mapped onto a physical memory of 64 frames.

- a. How many bits are required in the logical address?
- b. How many bits are required in the physical address?

Shared Pages



Shared code

- One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems)
- Similar to multiple threads sharing the same process space
- Also useful for interprocess communication if sharing of read-write pages is allowed


Private code and data

- Each process keeps a separate copy of the code and data
- The pages for the private code and data can appear anywhere in the logical address space

Shared Pages Example



Let's say: libc library occupy four pages



Structure of the Page Table




- Memory structures for paging can get huge using straight-forward methods
 - Consider a 32-bit logical address space as on modern computers
 - Page size of 4 KB (2^{12})
 - Page table would have 1 million entries (2³² / 2¹²)
 - If each entry is 4 bytes → each process 4 MB of physical address space for the page table alone
 - Don't want to allocate that contiguously in main memory
 - One simple solution is to divide the page table into smaller units
 - Hierarchical Paging
 - Hashed Page Tables
 - Inverted Page Tables

Hierarchical Page Tables



- Break up the logical address space into multiple page tables
- A simple technique is a two-level page table
- We then page the page table

- Entries of outer page table give the starting address (index) of the page of the page table.
- Entries of the inner page table (page of the page table) gives actual frame addresses



Two-Level Paging Example




- A logical address (on 32-bit machine with 4K page size) is divided into:
 - a page number consisting of 20 bits
 - a page offset consisting of 12 bits
- Since the page table is paged, the page number is further divided into:
 - a 10-bit page number
 - a 10-bit page offset
- Thus, a logical address is as follows:

page r	number	page offset		
p_1	p_2	d		
10	10	12		

- where p_1 is an index into the outer page table, and p_2 is the displacement within the page of the inner page table
- Known as forward-mapped page table

Address-Translation Scheme





With two-level paging, only the outer page table is fully created, and the inner page tables are created only for active pages and thus reduces memory overhead.

64-bit Logical Address Space



- Even two-level paging scheme not sufficient
- If page size is 4 KB (2¹²)
 - Then page table has 2⁵² entries
 - If two level scheme, inner page tables could be 2¹⁰ 4-byte entries
 - Address would look like

outer page	inner page	offset
p_1	p_2	d
42	10	12

- Outer page table has 2⁴² entries or 2⁴⁴ bytes
- One solution is to add a 2nd outer page table
- $-\,$ But in the following example the 2^{nd} outer page table is still 2^{34} bytes in size
 - And possibly 4 memory access to get to one physical memory location





outer page	inner page	offset
p_1	p_2	d
42	10	12

2nd outer page	outer page	inner page	offset
p_1	p_2	p_3	d
32	10	10	12