


Class	:	
Batch	:	
Roll. No	:	
ABC ID	:	
Assignment No.	:	B.1.a
Assignment Name	:	CMOS INVERTER & Dynamic Power Dissipation Analyses
Date Of Performance	:	

SYMBOL:-




$$V_{out} = \overline{V_{in}}$$

MOSFET LEVEL SCHEMATIC & THEORY

Truth Table:-


V _{in}	V _{out}
0	Strong-1 (1.2 V = V _{DD})
1	Strong-0 (0 V = - V _{SS})

Layout for 90 nm Foundry : (V_{DD} = 1.2 V)




Waveforms:


1) $C_L=0.001\text{pF}$, $f_{\text{clk}}=5 \text{ GHz}$




2) $C_L=0.002\text{pF}$, $f_{\text{clk}}=5 \text{ GHz}$




3) $C_L=0.0005\text{pF}$, $f_{\text{clk}}=5 \text{ GHz}$



4) $C_L=0.001\text{pF}$, $f_{\text{clk}}=10 \text{ GHz}$



5) $C_L=0.001\text{pF}$, $f_{\text{clk}}=2.5 \text{ GHz}$



DYNAMIC POWER DISSIPATION ANALYSES


(I) Effect of change in C_L : $f_{clk} = 5 \text{ GHz}$, $V_{DD} = 1.2 \text{ V}$ (90 nm Foundry)

SR.NO.	C_L (pF)	P_{dyn} (μW)
1)	0.001	
2)	0.002	
3)	0.0005	

(II) Effect of change in f_{clk} : $C_L = 1 \text{ fF}$, $V_{DD} = 1.2 \text{ V}$ (90 nm Foundry)

SR.NO.	f_{clk} (GHz)	P_{dyn} (μW)
1)	5	
2)	2.5	
3)	10	

Layout for 180nm foundry : (V_{DD} = 2 V)




Set CLOCK parameters as :

Time low / T_{OFF} = Time High / / $T_{ON} = 0.09 \text{ nS}$

Rise Time / T_{RISE} = Fall Time / $T_{FALL} = 0.01 \text{ nS}$

Waveforms:-

$C_L=0.001\text{pF}$, $f_{\text{clk}}= 5 \text{ GHz}$, $V_{\text{DD}} = 2 \text{ V}$ (180 nm Foundry)



DYNAMIC POWER DISSIPATION ANALYSES

V _{DD} (V)	P _{dyn} (μW)
1.2 (90 nm)	
2 (180 nm)	

Conclusions:-

- 1) Drawn the LAYOUT for CMOS Inverter using 90 nm & 180 nm Foundry.
- 2) Simulated LAYOUT to observe w/f's & verified functionality.
- 3) Being a **Pure-CMOS System** (PMOS // NMOS & CMOS INVERTER) , it gives both **S-1 & S-0** as O/P.
- 4) Appreciated the validity of the mathematical model
$$P_{dynamic} = C_L * (V_{dd})^2 * f_{clk}$$
- 5) Found a reduction in P_{dynamic} by using a better Foundry i.e., **90 nm** instead of **180 nm**
- 6) Learnt that the presence of spikes in O / P waveform at Switching instants indicate the inability of the MOSFETs to switch at GHz frequencies.