


Class	:	
Batch	:	
Roll. No	:	
ABC ID	:	
Assignment No.	:	B.3.b
Assignment Name	:	CMOS FULL-ADDER ( Using HALF-ADDER & OR-GATE )
Date Of Performance	:	


**BLOCK DIAGRAM , TRUTH – TABLE , BOOLEAN EXPRESSION OF**  
**FULL – ADDER**

## **FULL – ADDER USING HALF-ADDER & OR-GATE AS COMPONENTS**

Layout (90 nm Foundry) : ( V<sub>dd</sub> = 1.2 V )



## Waveforms:



## **Conclusions:-**

- 1) Drawn the LAYOUT for CMOS FULL-ADDER using 90 nm Foundry.
- 2) Full-Adder is Implemented Using “Two HALF-ADDERS “ & “One 2 i/p OR Gate”.
- 3) Half-Adder is Implemented Using “TWO 2:1 Multiplexers configured as EX-OR Gate & AND Gate.
- 4) 2:1 Multiplexer , in turn is implemented using Transmission Gate , a Pure CMOS System.
- 5) Being a **Pure-CMOS System**, it gives both **S-1 & S-0** as O/P.
- 6) Frequency Relationships for I/P's are :  $f_{Ai} = ( f_{Bi} / 2 ) = ( f_{Ci} / 4 )$
- 7) Simulated the LAYOUT to observe waveforms & verified its functionality as per TRUTH-TABLE.