


MOSFET- LEVEL SCHEMATIC OF 2:1 MUX (USING TG)


2:1 MUX

Truth - Table



S	Y_{mux}
0	I_0
1	I_1


Symbol - Level Schematic



[I = CMOS Inverter]

(*) MOSFET - Level Schematic

Above Schematic Redrawn



$$f_{I_0} \approx 4 \cdot f_{I_1}, \quad f_S \approx f_{I_1}/4$$

⊗ \Rightarrow Metal-1 to Polysilicon contact
 M1 \Rightarrow Metal-1 Layer
 Po-Si \Rightarrow Polysilicon Layer

$$\text{PMOS: } \frac{W_p}{L_p} = \left[\frac{500}{100} \right] \text{ nm} = 5 = p$$

$$\left. \begin{aligned} & \frac{P}{n} = I \\ & \end{aligned} \right\}$$

$$\text{NMOS: } \frac{W_N}{L_N} = \left[\frac{500}{100} \right] \text{ nm} = 5 = n$$