


# SYMBOL - LEVEL SCHEMATIC ::



$I_1, I_2$  : CMOS Inverter's  
 $N_1, N_2$  : NMOS switches  
 WR : Write-Line  
 RD : Read-Line  
 EN : Write-enable

## \* Operation :-

Case-1 :-  $EN = 1 \Rightarrow N_1 = N_2 = ON$

(a)  $WR = 1$  :

O/p of  $N_1 = W-1$

O/p of  $I_1 = S-0$

O/p of  $N_2 = RD = S-0$

(b)  $WR = 0$

O/p of  $N_1 = S-0$


O/p of  $I_1 = S-1$

O/p of  $N_2 = RD = W-1$

Case-2 :-  $EN = 0 \Rightarrow N_1 = N_2 = OFF$

RD-Line is disconnected from WR-line  
 $\therefore$  No CHAGE condition.

# (\*) MOSFET-level Schematic:-



Metal-1 Layer

Polysilicon Layer

$$(*) \frac{W_P}{L_P} = \left( \frac{500}{100} \right) \text{nm} = 5 = P$$

$$(*) \frac{W_N}{L_N} = \left( \frac{500}{100} \right) \text{nm} = 5 = n$$

$$(*) \frac{P}{n} = \frac{5}{5} = 1 \Rightarrow \text{Relative size.}$$