

12/9/25

Part B → can be summarised as following these steps:

- (1) draw layout of given CMOS system (first on paper then EDA tool)
- (2) simulating the layout.
- (3) observing input and output waveforms, interpreting the result and drawing meaningful conclusion.

Name of EDA tool is microwind. V3.1 → IC layout editor, developed by USA company VLSI Backend tool ← in VLSI software.

{ D:\ software microwind 3.1. → 7.28 size.

System microw 31.exe → Double click.

List of EXP

18. Ass.

B.1.a → CMOS Inverter and analysis

B.1.b → two inputs (Nand, and) (nor, or)

B.1.c → transmission gate (TG - switch)

B.2 → 2:1 mux using TG logic

B.3.a → Half adder

B.3.b → full adder

B.3. m absent do 11. 2020

(OR) short register and

part of code after p8 transport of 2020 in 2020

B.4.a → one bit SRAM cell using NMOS switch

B.4.b → one bit SRAM cell using TG switch

short run

resturant

amount of time to make 10 km at 30 km/h

Generic step for Part B assignments.

- 1) Draw the correct mosfet level schematic for given CMOS system.
ON Paper → then on EDA.
- 2) Terminalise above schematic. → Indicate D, S, G, O/P on each constituent mosfet.
- 3) Tool usage (Start):
pick and drop the necessary nodes of mosfet (as per Step no. 1) into tools workspace, using 'palet of layers'.
- 4) Connect the mosfets as shown in Step (2). Using following Rules

D ↔ D
D ↔ S
S ↔ S

Blue metal 1

G ↔ G · S → Red poly silicon

Gating → I/P
D, S → O/P

D/S → G, G → (☒), metals poly silicon contact: —

metal 1 and poly silicon — too, layers,

- 5) Apply all I/P signals to appropriate gate terminals as shown in Step (2)

6) Define all O/P terminals as 'Visible node' element in palet.

7) Run Design Rule Check (DRC)

8) Polarise all N-well's in layout by connecting them to +VDD.

P.W. is a region in which pmos is fabricated. → generate electrical polarise all pmos devices. (if not done, run Rule check error).


9) Run simulation

10) observe I/P and O/P waveform → Relate to TT or funt' Table, interpret meaningful conclusion.

II Draw layout of CMOS inverter using 90nm foundry
 perform analysis of dependency of delay dynamic power dissipation (P_{dyn})

active low \rightarrow PMOS \rightarrow good to transmit 1
 active high \rightarrow NMOS \rightarrow good to transmit 0

for pull up ckt.
 (V_{DD} and V_{SS})



(from V_{DD} \rightarrow 1.2V) \rightarrow decided by 90nm foundry (can't change)
 \rightarrow 2V \rightarrow 1.2V + 0.8V (from foundry) of sub

file > select foundry > CMOS 018 \rightarrow 180nm

90nm = 392nm (0.18 \times 21 + CMOS 9.0 = \rightarrow 90nm) 1.5

$$5\lambda \approx 0.250\text{-}\mu\text{m} = 250\text{nm}$$

from scale.


$$5\lambda = 250\text{nm}$$

$$\lambda = 50\text{nm}$$

additional extra dimensions \rightarrow foundry = 0.18 \rightarrow
 $2\lambda = 100\text{nm}$ But we want 90nm

(S.1) . 311 . 0798 \rightarrow 100nm \rightarrow 100nm diff

\rightarrow Difference is Br_i depletion region found in mosfet.



\therefore Dose width / Length.

pmos \rightarrow most generator \rightarrow $W_p = 500 \text{ nm}$ \rightarrow width,

$$L_p = 100 \text{ nm} \rightarrow \text{length.}$$

NMOS \rightarrow $W_N = 500 \text{ nm}$ \rightarrow $L_N = 100 \text{ nm.}$

Size of model $= \frac{W}{L}$ size of loop \rightarrow 200 \times 100

$$P = \frac{W_p}{L_p} = \frac{500}{100} = 5$$

$$\eta = \frac{W_N}{L_N} = \frac{500}{100} = 5$$

$$\frac{P}{\eta} = 1$$

Relative size

Bad design

\rightarrow we get unequal rise and fall time due to this.

$$iR = P = N$$

(so) if $P = 2.5N$ \rightarrow then equal (Study in Unit 4)

due to Resistance and probability of e^- .

$$t_1 + t_{tr} + t_{th} + t_f = 40 = (90 + 10 + 90 + 10) \text{ psec} = 200 \text{ psec}$$

Clock

$$f = \frac{1}{T} = \frac{1}{200 \text{ psec}} = 5 \text{ GHz} \checkmark$$

$$f = 5 \text{ GHz}$$

$$P_{dyn.} = f C_{L.} (V_{DD})^2 \rightarrow \text{dynamic power dissipation}$$

$$0.001 \rightarrow \text{pf capacitor}$$

$$= 54 \text{ Hz. } 1 \text{ ff. } (1.2)^2$$

femto farad

Obs table.

$$\textcircled{1} \quad P_{\text{dyn}} = f^n(f_{\text{CK}})$$

function.

$$C_L = 1 \text{ FF} \quad V_{DD} = 1.2 \text{ V}$$

f_{CK} (4 Hz)	P_{dyn} (μm)
10	2.4 \approx 23.8
5	12
2.5	8.712 \approx 6
1	

$$\textcircled{2} \quad P_{\text{dyn}} = f^n(C_L)$$

$$f_{\text{CK}} = 5 \text{ GHz}$$

layout have
parasitic capacitor

$$C_L (\text{FF}) \quad | \quad P_{\text{dyn}} (\mu\text{m})$$

2	18.7
1	12.5
0.5	9.5

$$\textcircled{3} \quad P_{\text{dyn}} = f^n(V_{DD})$$

$$f_{\text{CK}} = 5 \text{ GHz}, \quad C_L = 1 \text{ FF}$$

1.2V

V_{DD}

P_{dyn} (μm)

1.67
times

12.5 \rightarrow 3.12
times

as non linear (square)

$$T_{ON} = 0.09 \text{ ns}$$

$$T_{OFF} = 0.01 \text{ ns}$$