


# MOSFET-LEVEL SCHEMATIC OF 2:1 MUX (USING TG)


2:1 MUX

Truth - Table



$S$	$Y_{mux}$
0	$I_0$
1	$I_1$


Symbol-Level Schematic






$CI = \text{CMOS Inverter}$

# \* MOSFET-Level Schematic

Above Schematic Redrawn



$$f_{I0} \approx 4 \cdot f_{I1}, \quad f_S \approx f_{I1}/4$$

  $\Rightarrow$  Metal-1 to Polysilicon contact  
 M1  $\Rightarrow$  Metal-1 Layer   
 PO-SI  $\Rightarrow$  Polysilicon Layer 

PMOS:  $\frac{W_P}{L_P} = \left( \frac{500}{100} \right) \text{nm} = 5 = p$

NMOS:  $\frac{W_N}{L_N} = \left( \frac{500}{100} \right) \text{nm} = 5 = n$

$$\frac{p}{n} = 1$$