

2/9/25

# Part B → can be summarised as following three steps:

- ① draw layout of given CMOS system (1st on paper then EDA tool)
- ② simulating the layout.
- ③ observing input and output waveforms, interpreting the Result and drawing meaningful conclusion.

# Name of EDA tool: micro wind (V3.1) → IC layout editor, VLSI Backend tool

VLSI Software.

{ D: | Software | microwind 3.1. → 7.28 size.

{ System | microwind 3.1. exe → Double click.

# List of Exp

1st. Ass.

B.1.a → CMOS Inverter and analysis

B.1.b → two input (Nand, and) (nor, or).

B.1.c → Transmission gate (TG - unit 4)

B.2 → 2:1 mux using TG logic

B.3.a → Half Adder

B.3.b → full Adder.

B.4.a → one bit SRAM cell using NMOS switch

B.4.b → one bit SRAM cell using TG switch

## # Generic Step for Part B assignments.

1) Draw the correct mosfet level schematic for given CMOS system.

ON Paper → then on EDA.

2) Terminalise above schematic. → Indicate D, S, G on each constituent mosfet.

3) Tool usage Start :-

pick and drop the necessary no. of mosfet as per step no. 1 into tools workspace. using 'palet of layers'.

4) Connect The mosfets as shown in step 2. Using following Rules

$D \leftrightarrow D$   
 $D \leftrightarrow S$   
 $S \leftrightarrow S$

} Blue metal 1

$G \leftrightarrow G$  } Red poly silicon

$D/S \leftrightarrow G$  } ☒ metals poly silicon contact.

# metal 1 and poly silicon → two layers.

Gate → i/p  
D, S → o/p

5) Apply all i/p signals to appropriate gate terminals as shown in step 2

6) Define all o/p terminals as 'visible node' → element in palet.

7) Run Design Rule Check (DRC)

8) Polarise all N-well's in layout by connecting them to +VDD.

is a region in which pmos is fabricated. → generate electrical  
(ie) polarise all pmos devices. Rule check error if not done.


9) Run Simulation

10) observe i/p and o/p waveform → Relate to TT or funt<sup>n</sup> table, interpret meaningful conclusion.



#1 Draw layout of CMOS inverter using 90nm foundry  
perform analysis of dependency of delay dynamic  
power dissipation ( $P_{dyn}$ )

active low  $\rightarrow$  PMOS  $\rightarrow$  good to transmit 1  
active high  $\rightarrow$  NMOS  $\rightarrow$  good to transmit 0 } for pull up ckt. ( $V_{DD}$  and  $V_{SS}$ )



$V_{DD} \rightarrow 1.1-2V \rightarrow$  decided by 90nm foundry (cant change)  
 $\rightarrow 2V \rightarrow$  180nm foundry


file > select foundry > CMOS 018  $\rightarrow$  180nm

CMOS 90  $\rightarrow$  90nm


from scale.  
 $5\lambda = 250nm$   
 $\lambda = 50nm$

foundry = 180nm  
 $2\lambda = 100nm$  But we want 90nm  
10nm diff

$\Rightarrow$  Difference is Brz depletion region found in mos fet.




$\therefore$  Same width / length.



Size of mosfet =  $\frac{W}{L}$

$P = \frac{W_p}{L_p} = \frac{500 \text{ nm}}{100 \text{ nm}} = 5$

$n = \frac{W_n}{L_n} = \frac{500 \text{ nm}}{100 \text{ nm}} = 5$



Bad design  $\rightarrow$  we get unequal rise and fall time due to this.  
 if  $P = N$

if  $P = 2.5 N$  then equal  $\leftarrow$  (Study in Unit 4)  
 due to resistance and mobility of  $e^-$ .

$t_1 + t_r + t_h + t_f = t_d = (90 + 10 + 90 + 10) \text{ psec} = 200 \text{ psec}$

Clock  $\rightarrow \frac{1}{200 \text{ psec}} = 5 \text{ GHz}$

$P_{dyn} = f_{clk} \cdot C_L \cdot (V_{DD})^2 \rightarrow$  dynamic power dissipation

add  $0.001 \rightarrow$  pf capacitor  $= 5 \text{ GHz} \cdot 1 \text{ ff} \cdot (1.2)^2$   
 femto farad



# obs table.

①  $P_{dyn} = f^n(f_{clk})$  function.

$C_L = 1 \text{ fF}$   $V_{DD} = 1.2 \text{ V}$

$f_{clk} \text{ (GHz)}$	$P_{dyn} \text{ (}\mu\text{m)}$
10	24 $\approx 23.8$
5	12
2.5	8.712 $\approx 6$

②  $P_{dyn} = f^n(C_L)$

$f_{clk} = 5 \text{ GHz}$

layout have parasitic capacitor

$C_L \text{ (fF)}$	$P_{dyn} \text{ (}\mu\text{m)}$
2	18.7
1	12.5
0.5	9.5

1.5 times

③  $P_{dyn} = f^n(V_{DD})$

$f_{clk} = 5 \text{ GHz}$ ,  $C_L = 1 \text{ fF}$ .

$V_{DD}$	$P_{dyn} \text{ (}\mu\text{m)}$
1.2	12.5
2	39.64

1.64 times 3.12 times

as non linear (square)

$T_{ON} = 0.09 \text{ ns}$

$T_{OFF} = 0.01 \text{ ns}$