


MOSFET-Level Schematic of CMOS Inverter (NOT Gate) (Technology Independent)



For 90 nm Foundry

$$\left. \begin{array}{l} \text{PMOS} \left\{ \begin{array}{l} W_P = 500 \text{ nm} \\ L_P = 100 \text{ nm} \end{array} \right\} p = 5 \\ \text{NMOS} \left\{ \begin{array}{l} W_N = 500 \text{ nm} \\ L_N = 100 \text{ nm} \end{array} \right\} n = 5 \end{array} \right\} \frac{p}{n} = 1$$

$$V_{DD} = 1.2 \text{ V}$$

$$P_{\text{dynamic}} = f_{clk} \cdot C_L \cdot (V_{DD})^2$$

* Nominal values :-

① $f_{clk} = 5 \text{ GHz}$

\downarrow
 $T_{ON} = T_{OFF} = 0.09 \text{ ns} (90 \text{ ps})$

$T_{rise} = T_{fall} = 0.01 \text{ ns} (10 \text{ ps})$

$$T_{clk} = T_{ON} + T_{OFF} + T_{rise} + T_{fall}$$
$$= 200 \text{ ps}$$

② $C_L = 1 \text{ fF} (10^{-15} \text{ F})$

③ $V_{DD} = 1.2 \text{ V} \text{ (for } 90 \text{ nm Foundry)}$
 $= 2 \text{ V (for } 180 \text{ nm Foundry)}$

* Dynamic Analysis:-

$$f_{clk}' = 2.5 \text{ GHz}, f_{clk}'' = 10 \text{ GHz} \mid C_L = 1 \text{ fF} \mid 90 \text{ nm}$$
$$C_L' = 0.5 \text{ fF}, C_L'' = 2 \text{ fF} \mid f_{clk} = 5 \text{ GHz} \mid V_{DD} = 1.2 \text{ V}$$

$$V_{DD}' = 2 \text{ V} \mid f_{clk} = 5 \text{ GHz}, C_L = 1 \text{ fF} \rightarrow \underline{\underline{180 \text{ nm}}}$$