


MOSFET-Level Schematic of CMOS Inverter (NOT Gate) (Technology Independant)



For 90 nm Foundry

$$\text{PMOS} \left\{ \begin{array}{l} W_p = 500 \text{ nm} \\ L_p = 100 \text{ nm} \end{array} \right\} p = 5 \left\{ \begin{array}{l} \frac{p}{n} = 1 \\ n = 5 \end{array} \right\}$$

$$\text{NMOS} \left\{ \begin{array}{l} W_n = 500 \text{ nm} \\ L_n = 100 \text{ nm} \end{array} \right\}$$

$$V_{DD} = 1.2 \text{ V}$$

$$P_{\text{dynamic}} = f_{\text{clk}} \cdot C_L \cdot (V_{DD})^2$$

* Nominal values :-

$$\textcircled{1} \quad f_{\text{clk}} = 5 \text{ GHz}$$

$$T_{\text{ON}} = T_{\text{OFF}} = 0.09 \text{ ns} (90 \text{ ps})$$

$$T_{\text{rise}} = T_{\text{fall}} = 0.01 \text{ ns} (10 \text{ ps})$$

$$\begin{aligned} T_{\text{clk}} &= T_{\text{ON}} + T_{\text{OFF}} + T_{\text{rise}} + T_{\text{fall}} \\ &= 200 \text{ ps} \end{aligned}$$

$$\textcircled{2} \quad C_L = 1 \text{ fF} (10^{-15} \text{ F})$$

$$\begin{aligned} \textcircled{3} \quad V_{\text{DD}} &= 1.2 \text{ V} (\text{for } 90 \text{ nm Foundry}) \\ &= 2 \text{ V} (\text{for } 180 \text{ nm Foundry}) \end{aligned}$$

* Dynamic Analyses :-

$$f_{\text{clk}}' = 2.5 \text{ GHz}, f_{\text{clk}}'' = 10 \text{ GHz} \mid C_L = 1 \text{ fF} \quad \boxed{\text{90 nm}}$$

$$C_L' = 0.5 \text{ fF}, C_L'' = 2 \text{ fF} \mid f_{\text{clk}} = 5 \text{ GHz} \quad \boxed{V_{\text{DD}} = 1.2 \text{ V}}$$

$$V_{\text{DD}}' = 2 \text{ V} \mid f_{\text{clk}} = 5 \text{ GHz}, C_L = 1 \text{ fF} \rightarrow \underline{\underline{180 \text{ nm}}}$$