

# CPU Design Example

Prof. Soo-Ik Chae

### Partitioned Sequential Machine



## Application-Driven Architecture



#### **RISC ALU**

- Digital circuits are designed to perform arithmetic and/or logic operations, or in general a mixture of them
  - Arithmetic operations : ADD, SUB, MUL, DIV etc.
  - Logic operations : NOT, AND, OR etc.
- A mathematical problem usually can be decomposed into a number of arithmetic and/or logic operations which may be executed serially or in parallel. However, to save the cost of hardware circuits, usually only one copy of circuit is built for each specific arithmetic or logic function. As a result, the mathematical problem is rearranged into a sequential order of the combinations of these operations.
  - E.g.: partition D = A + B + C into  $D \Leftarrow A + B$  followed by  $D \Leftarrow D + C$
- \* These arithmetic or logic circuits are collected together to form an arithmetic and logic unit (ALU), and a set of systematic methods are created for this ALU to invoke the functions built in the ALU
- \* These methods are collectively referred to as the instruction set, which may also involve memory access and/or data movement


#### RISC vs CISC

- To support the functions of ALU, a number of data elements such as registers and counters are also necessary to help bring data from memory/register to the inputs of ALU and store the output of ALU to memory or registers
- The entire set of supporting elements plus the ALU as well as its accompanying instruction set is referred to as the central processing unit (CPU)
- Central processing unit (CPU)
  - As it is suggested by its name, all arithmetic operations are executed by this unit one instruction a time.
  - There are two types of design methodologies for the instruction sets of CPU
    - Reduced instruction-set computers (RISC), which features
      - o A small number of instructions that execute in short cycles
      - o A small number of cycles per instruction
    - Complex instruction-set computers (CISC)

### RISC Stored Program Machine (SPM)

- \* A RISC store-program machine (SPM) consists of three functional units: a processor, a controller and memory
- Program instructions and data are stored in memory
- Instructions are fetched from memory synchronously, decoded and executed to
  - Operate on data with ALU
  - Change the contents of storage registers
  - Change the content of the program counter (PC), instruction register (IR) and the address register (ADD\_R)
  - Change the content of memory
  - Retrieve data and instructions from memory
  - Control the movement of data on the system busses

### RISC Stored Program Machine (SPM)




### **Control Functions**

- Functions of the control unit:
  - Determine when to load registers
  - Select the path of data through the multiplexers
  - Determine when data should be written to memory
  - Control the three-state busses in the architecture.

# **Control Signals**

| <u>Control Signal</u> | <u>Action</u>                              |
|-----------------------|--|
| Load_Add_R            | Loads the address register                 |
| Load _PC              | Loads Bus_2 to the program counter         |
| Load_IR               | Loads Bus_2 to the instruction register    |
| Inc_PC                | Increments the program counter             |
| Sel_Bus_1_Mux         | Selects among the <i>Program_Counter</i> , |
|                       | R0, R1, R2, and R3 to drive Bus_1          |
| Sel_Bus_2_Mux         | Selects among Alu_out, Bus_1, and          |
|                       | memory to drive Bus_2                      |
| Load_R0               | Loads general purpose register R0          |
| Load_R1               | Loads general purpose register R1          |
| Load_R2               | Loads general purpose register R2          |
| Load_R3               | Loads general purpose register R3          |
| $Load\_Reg\_Y$        | Loads Bus_2 to the register Reg_Y          |
| Load Reg_Z            | Stores output of ALU in register Reg_Z     |
| write                 | Loads Bus_1 into the SRAM memory           |



### RISC SPM: Instruction Set [1]

- The design of the controller depends on the processor's instruction set.
- \* RISC SPM has two types of instructions.
- ❖ Short Instruction − 8 bits (basic arithmetic)

| opcode |   |   | source |   | destination |   |   |
|--------|---|---|--------|---|-------------|---|---|
| 0      | 0 | 1 | 0      | 0 | 1           | 1 | 0 |

❖ Long Instruction – 16 bits (accessing memory)

| opcode |   | source |     | destination    |   |   |               |
|--------|---|--------|-----|----------------|---|---|---------------|
| 0      | 1 | 1      | 0   | 1 0 don't care |   |   | don't<br>care |
|        |   |        | add | ress           |   |   |               |
| 0      | 0 | 0      | 1   | 1              | 1 | 0 | 1             |

### RISC SPM: Instruction Set [2]

#### Instruction Set

- Single-Byte instruction
  - NOP
  - ADD : Dest  $\Leftarrow$  Source + Des
  - AND : Dest ← Source & Des.
  - NOT : Dest ← Source
  - SUB : Dest  $\Leftarrow$  Source Des
- Two-Byte instruction
  - RD : Dest  $\Leftarrow$  Memory
  - WR : Memory  $\Leftarrow$  Source
  - BR :  $PC \Leftarrow Address$
  - BRZ : PC  $\Leftarrow$  Address if zero flag == 0

| Opcode |  | Source |  | Dest. |  |  |  |
|--------|--|--------|--|-------|--|--|--|
|        |  |        |  |       |  |  |  |

| Opcode |  | Source |       | Dest. |   |   |
|--------|--|--------|-------|-------|---|---|
|        |  |        |       |       | X | X |
|        |  | Add    | lress |       |   |   |
|        |  |        |       |       |   |   |

# RISC SPM: Instruction Set [3]

| Instr | Instructi | on Wor | ď    | Action                      |  |
|-------|-----------|--------|------|-----------------------------|--|
| 33300 | opcode    | src    | dest |                             |  |
| NOP   | 0000      | ??     | ??   | none                        |  |
| ADD   | 0001      | src    | dest | dest <= src + dest          |  |
| SUB   | 0010      | src    | dest | dest <= dest - src          |  |
| AND   | 0011      | src    | dest | dest <= src && dest         |  |
| NOT   | 0100      | src    | dest | dest <= ~src                |  |
| RD*   | 0101      | ??     | dest | dest <= memory[Add_R]       |  |
| WR*   | 0110      | src    | ??   | memory[Add_R] <= src        |  |
| BR*   | 0111      | ??     | ??   | PC <= memory[Add_R]         |  |
| BRZ*  | 1000      | ??     | ??   | PC <= memory[Add_R]         |  |
| HALT  | 1111      | ??     | ??   | Halts execution until reset |  |

<sup>\*</sup> Requires a second word of data; ? denotes a don't care.

### Controller Design

- \* Three phases of operation: fetch, decode, and execute.
  - Fetching: Retrieves an instruction from memory (2 clock cycles)
  - Decoding: Decodes the instruction, manipulates datapaths, and loads registers (1 cycle)
  - Execution: Generates the results of the instruction (0, 1, or 2 cycles)

# Controller States [1]

| S_idle           | State entered after reset is asserted. No action.   |    |
|------------------|---|----|
| S_fet1<br>S_fet2 | Load the Add_R with the contents of the PC Load the IR with the word addressed by the Add_R, Increment the PC                     |    |
| S_dec            | Decode the IR Assert signals to control datapaths and register transfers.   |    |
| S_ex1            | Execute the <i>ALU</i> operation for a single-byte instruction, Conditionally assert the zero flag, Load the destination register | er |

# Controller States [2]

| S_rd1        | Load Add_R with the second byte of an RD instruction Increment the PC. |
|--------------|--|
| <i>S_rd2</i> | Load the destination register with memory[Add_R]                       |
| S_wr1        | Load Add_R with the second byte of a WR instruction, Increment the PC. |
| S_wr2        | Write memory[Add_R] with the source register                           |
| S_br1        | Load Add_R with the second byte of a BR instruction Increment the PC.  |
| S_br2        | Load the PC with the memory[Add_R]                                     |
| S_halt       | Default state to trap failure to decode a valid instruction            |

Which states are similar?

- \* RISC-SPM controller: The machine has three phases of operation: fetch, decode and execute
  - A total 11 states
    - S\_idle: initial state
    - S\_fet1: addr reg  $\Leftarrow$  PC, S\_fet2: load instruction  $\Leftarrow$  mem[addr]
    - S\_dec: decode the instr and assert control signals to datapath
    - S\_ex1: execute the ALU for single-byte instr and load dest reg


    - $S_rd2$ : dest  $\Leftarrow$  mem  $[S_rd1]$


    - $S_wr2: mem [S_wr1] \Leftarrow source$
    - S\_br1: addr reg  $\Leftarrow$  2nd byte of a BR instruction and PC++
    - $S_br2: PC \Leftarrow mem [S_br1]$
    - S\_halt: trap failure to decode a valid instruction

### Instruction Sequence


- Fetch instruction from memory
- Decode instruction and fetch operands
- Execute instruction
  - ALU operations
  - Update storage registers
  - Update program counter (PC)
  - Update the instruction register (IR)
  - Update the address register (ADD\_R)
  - Update memory
  - Control datapaths

#### Controller ASM: NOP/ADD/SUB/AND







#### Controller ASM: NOT




### Controller ASM: RD





### Controller ASM: WR






### Controller ASM: BR/BRZ





### RISC Stored Program Machine (SPM)

RISC\_SPM



### RISC-SPM [1]

```
module RISC_SPM (clk, rst);
     parameter word_size = 8;
     parameter Sel1_size = 3;
     parameter Sel2_size = 2;
     wire [Sel1_size-1: 0] Sel_Bus_1_Mux;
     wire [Sel2_size-1: 0] Sel_Bus_2_Mux;
     input clk, rst;
     // Data Nets
     wire zero;
     wire [word_size-1: 0] instruction, address, Bus_1, mem_word;
     // Control Nets
     wire Load_R0, Load_R1, Load_R2, Load_R3, Load_PC, Inc_PC, Load_IR;
     wire Load_Add_R, Load_Reg_Y, Load_Reg_Z;
     wire write;
```

### RISC-SPM [2]

and then use `include definitions v \*/


/\* For parameters that occur in multiple modules, include them in a separate file (e.g., definitions.v)

```
module RISC SPM (clk, rst):
 parameter word size = 8;
 parameter Sel1 size = 3;
 parameter Sel2 size = 2;
 wire [Sel1 size-1: 0] Sel Bus 1 Mux;
 wire [Sel2 size-1: 0] Sel Bus 2 Mux;
input clk, rst;
// Data Nets
wire zero;
wire [word size-1: 0] instruction, address, Bus_1, mem_word;
// Control Nets
wire Load R0, Load R1, Load R2, Load R3, Load PC, Inc PC, Load IR;
wire Load_Add_R, Load_Reg_Y, Load_Reg_Z;
wire write;
Processing Unit M0 Processor
 (instruction, zero, address, Bus_1, mem_word, Load_R0, Load_R1,
 Load R2, Load R3, Load PC, Inc PC, Sel Bus 1 Mux, Load IR,
 Load_Add_R, Load_Reg_Y, Load_Reg_Z, Sel_Bus_2_Mux, clk, rst);
Control_Unit M1_Controller (Load R0, Load R1, Load R2, Load R3, Load PC,
Inc_PC, Sel_Bus_1_Mux, Sel_Bus_2 Mux, Load IR, Load Add R,
Load Reg Y, Load Reg Z, write, instruction, zero, clk, rst);
Memory Unit M2 SRAM (
 .data out(mem word),
 .data in(Bus 1),
 .address(address).
 .clk(clk),
 .write(write) ):
```

endmodule

### Processing unit of the RISC SPM

RISC\_SPM



17 signals except rst and clk

### Processing Unit [1]

```
module Processing Unit (instruction, Zflag, address, Bus 1, mem word, Load R0, Load R1,
   Load_R2, Load_R3, Load_PC, Inc_PC, Sel_Bus_1_Mux, Load_IR, Load_Add_R,
   Load_Reg_Y, Load_Reg_Z, Sel_Bus_2_Mux, clk, rst);
parameter word size = 8;
parameter op_size = 4;
parameter Sel1_size = 3;
parameter Sel2_size = 2;
output [word size-1: 0]
                             instruction, address, Bus 1;
output
                             Zflag;
input [word size-1: 0]
                             mem word;
input
                             Load R0, Load R1, Load R2, Load R3, Load PC, Inc PC;
input [Sel1_size-1: 0]
                             Sel_Bus_1_Mux;
input [Sel2 size-1: 0]
                             Sel_Bus_2_Mux;
input
                             Load IR, Load Add R, Load Reg Y, Load Reg Z;
input
                             clk, rst;
```

### Processing Unit [2]

```
wire
                              Load R0, Load R1, Load R2, Load R3;
wire [word size-1: 0]
                              Bus 2;
wire [word_size-1: 0]
                              R0_out, R1_out, R2_out, R3_out;
wire [word_size-1: 0]
                              PC count, Y value, alu out;
wire
                              alu zero flag;
wire [op_size-1 : 0]
opcode = instruction [word_size-1: word_size-op_size];
Register_Unit
                    R0
                              (R0 out, Bus 2, Load R0, clk, rst);
Register_Unit
                    R1
                              (R1_out, Bus_2, Load_R1, clk, rst);
Register_Unit
                   R2
                              (R2_out, Bus_2, Load_R2, clk, rst);
Register_Unit
                   R3
                              (R3_out, Bus_2, Load_R3, clk, rst);
Register_Unit
                   Reg_Y
                              (Y_value, Bus_2, Load_Reg_Y, clk, rst);
```

### Processing Unit [3]

```
D_flop
                     Reg Z
                               (Zflag, alu_zero_flag, Load_Reg_Z, clk, rst);
 Address_Register
                    Add R
                               (address, Bus_2, Load_Add_R, clk, rst);
 Instruction_Register IR
                               (instruction, Bus 2, Load IR, clk, rst);
 Program_Counter
                    PC
                               (PC_count, Bus_2, Load_PC, Inc_PC, clk, rst);
 Multiplexer_5ch
                    Mux 1
                               (Bus 1, R0 out, R1 out, R2 out, R3 out,
                               PC_count, Sel_Bus_1_Mux);
 Multiplexer_3ch
                               (Bus_2, alu_out, Bus_1, mem_word,
                    Mux 2
                               Sel_Bus_2_Mux);
 Alu_RISC
                    ALU
                               (alu_zero_flag, alu_out, Y_value, Bus_1, opcode);
endmodule
```

## Register unit, D\_flop, and address register

```
module Register_Unit (data_out, data_in, load, clk, rst);
 parameter
                           word size = 8;
 output [word_size-1: 0] data_out;
 input [word_size-1: 0] data_in;
 input
                           load:
 input
                           clk, rst:
         [word_size-1:0]
 reg
                           data out;
 always @ (posedge clk or negedge rst)
  if (rst == 0) data_out <= 0; else if (load) data_out <= data_in;</pre>
endmodule
module D_flop (data_out, data_in, load, clk, rst);
 output
                data out;
 input
                data in;
 input
                load;
 input
               clk, rst;
 reg
                data out;
```

# Register unit, D\_flop, and address register

```
always @ (posedge clk or negedge rst)
  if (rst == 0) data_out <= 0; else if (load == 1)data_out <= data_in;
endmodule
module Address_Register (data_out, data_in, load, clk, rst);
 parameter word_size = 8;
 output [word_size-1: 0] data_out;
 input [word_size-1: 0] data_in;
                          load, clk, rst;
 input
         [word_size-1: 0] data_out;
 rea
 always @ (posedge clk or negedge rst)
  if (rst == 0) data_out <= 0; else if (load) data_out <= data_in;</pre>
endmodule
```

### Instruction register

```
module Instruction_Register (data_out, data_in, load, clk, rst);
parameter word_size = 8;
output [word_size-1: 0] data_out;
input [word_size-1: 0] data_in;
input load;
input clk, rst;
reg [word_size-1: 0] data_out;
always @ (posedge clk or negedge rst)
  if (rst == 0) data_out <= 0; else if (load) data_out <= data_in;
endmodule</pre>
```

### Program Counter

```
module Program_Counter (count, data_in, Load_PC, Inc_PC, clk, rst);
 parameter word_size = 8;
 output [word_size-1: 0]
                                 count;
 input
          [word_size-1: 0]
                                 data in;
                                 Load_PC, Inc_PC;
 input
 input
                                 clk, rst;
 reg
                                 count;
 always @ (posedge clk or negedge rst)
   if (rst == 0) count \leq = 0;
    else if (Load_PC) count <= data_in;</pre>
    else if (Inc_PC) count <= count +1;</pre>
endmodule
```

### 5-Input Multiplexor


```
module Multiplexer 5ch (mux out, data a, data b, data c, data d, data e, sel);
 parameter word_size = 8;
 output [word_size-1: 0]
                             mux out;
       [word_size-1: 0] data_a, data_b, data_c, data_d, data_e;
input
input [2: 0] sel;
 assign mux_out = (sel == 0)? data a:
                               (sel == 1)? data b:
                                          (sel == 2)? data c:
                                                     (sel == 3) ? data_d :
                                                                (sel == 4)? data e : bx:
endmodule
/* Implementation for Multiplexer_3ch is similar */
What would happen if we left out 'bx?
```

#### **ALU**

```
module Alu_RISC (alu_zero_flag, alu_out, data_1, data_2, sel);
 parameter word_size = 8, op_size = 4;
 // Opcodes
 parameter NOP = 4'b0000, ADD = 4'b0001, SUB = 4'b0010, AND = 4'b0011,
  NOT = 4'b0100, RD = 4'b0101, WR = 4'b0110, BR = 4'b0111, BRZ = 4'b1000;
                               alu_zero_flag;
 output
 output [word size-1: 0]
                               alu out;
 input [word size-1: 0]
                               data 1, data 2;
 input [op_size-1: 0]
                               sel;
 reg
                               alu out;
assign alu_zero_flag = ~|alu_out;
 always @ (sel or data_1 or data_2)
   case (sel)
   NOP: alu out = 0;
   ADD: alu out = data_1 + data_2;
   SUB: alu out = data 2 - data 1;
   AND: alu out = data 1 & data 2;
   NOT: alu out = \sim data 2;
   default: alu out = 0;
  endcase
endmodule
```

#### Control unit of the RISC SPM

RISC\_SPM



# Control Unit [1]

```
module Control Unit (Load R0, Load R1, Load R2, Load R3, Load PC, Inc PC,
   Sel_Bus_1_Mux, Sel_Bus_2_Mux, Load_IR, Load_Add_R, Load_Reg_Y, Load_Reg_Z,
   write, instruction, zero, clk, rst);
 parameter word size = 8, op size = 4, state size = 4;
 parameter src size = 2, dest size = 2, Sel1 size = 3, Sel2 size = 2;
 // State Codes
 parameter S idle = 0, S fet1 = 1, S fet2 = 2, S dec = 3:
 parameter S ex1 = 4, S rd1 = 5, S rd2 = 6;
 parameter S wr1 = 7, S wr2 = 8, S br1 = 9, S br2 = 10, S halt = 11;
 // Opcodes
 parameter NOP = 0, ADD = 1, SUB = 2, AND = 3, NOT = 4;
 parameter RD = 5, WR = 6, BR = 7, BRZ = 8;
 // Source and Destination Register Codes
 parameter R0 = 0, R1 = 1, R2 = 2, R3 = 3;
// See textbook for output, input, and reg declarations
```

### Control Unit [2]

```
output Load_R0, Load_R1, Load_R2, Load_R3;
output Load_PC, Inc_PC;
output [Sel1_size-1: 0] Sel_Bus_1_Mux;
output Load_IR, Load_Add_R;
output Load_Reg_Y, Load_Reg_Z;
output [Sel2_size-1: 0] Sel_Bus_2_Mux;
output write:
input [word_size-1: 0] instruction;
input zero;
input clk, rst;
reg [state_size-1: 0] state, next_state;
reg Load_R0, Load_R1, Load_R2, Load_R3, Load_PC, Inc_PC;
reg Load_IR, Load_Add_R, Load_Reg_Y;
reg Sel_ALU, Sel_Bus_1, Sel_Mem;
reg Sel_R0, Sel_R1, Sel_R2, Sel_R3, Sel_PC;
reg Load_Reg_Z, write;
reg err flag;
wire [op_size-1: 0] opcode = instruction [word_size-1: word_size - op_size];
wire [src_size-1: 0] src = instruction [src_size + dest_size -1: dest_size];
wire [dest_size-1: 0] dest = instruction [dest_size -1: 0];
```

#### Control Unit [3]

```
// Mux selectors
assign Sel_Bus_1_Mux[Sel1_size-1: 0] = Sel_R0 ? 0:
                                                    Sel R1?1:
                                                    Sel R2 ? 2:
                                                    Sel R3 ? 3:
                                                    Sel PC ? 4: 3'bx;
assign Sel_Bus_2_Mux[Sel2_size-1: 0] = Sel_ALU ? 0:
                                                    Sel Bus 1?1:
                                                    Sel Mem ? 2: 2'bx;
always @ (posedge clk or negedge rst) begin: State transitions
 if (rst == 0) state <= S idle; else state <= next state; end
always @ (state or opcode or src or dest or zero)
 begin: Output_and_next_state
 // set default values for control signals
 Sel R0 = 0; Sel R1 = 0; Sel R2 = 0; Sel R3 = 0; Sel PC = 0;
 Load_R0 = 0; Load_R1 = 0; Load_R2 = 0; Load_R3 = 0; Load_PC = 0;
 Load IR = 0:
                    Load\_Add\_R = 0; Load\_Reg\_Y = 0; Load\_Reg\_Z = 0;
 Inc_PC = 0; Sel_Bus_1 = 0; Sel_ALU = 0; Sel_Mem = 0; write = 0;
 err_flag = 0; // Used for de-bug in simulation
 next state = state;
```

## Control Unit [4]

```
case (state)
  S idle: next state = S fet1;
  S_{\text{fet 1: begin next\_state}} = S_{\text{fet 2: Sel\_PC}} = 1; Sel_Bus_1 = 1;
                 Load Add R = 1: end // S fet1
  S_fet2: begin next_state = S_dec; Sel_Mem = 1; Load_IR = 1;
                Inc PC = 1; end // S fet2
  S_dec: case (opcode)
      NOP: next state = S fet1;
      ADD, SUB, AND: begin next_state = S_ex1; Sel_Bus_1 = 1; Load_Reg_Y = 1;
                                case (src)
                                  R0: Sel R0 = 1;
                                  R1: Sel R1 = 1;
                                  R2: Sel_R2 = 1;
                                  R3: Sel R3 = 1:
                                  default : err_flag = 1;
                                endcase
                         end // ADD, SUB, AND
```

# Control Unit [5]

```
NOT: begin next_state = S_fet1; Load_Reg_Z = 1; Sel_Bus_1 = 1;
                    Sel ALU = 1;
       case (src)
             R0: Sel_R0 = 1;
             R1: Sel_R1 = 1;
             R2: Sel_R2 = 1;
            R3: Sel_R3 = 1;
            default : err_flag = 1;
        endcase
        case (dest)
             R0: Load_R0 = 1;
             R1: Load_R1 = 1;
             R2: Load_R2 = 1;
             R3: Load_R3 = 1;
            default: err_flag = 1;
        endcase
      end // NOT
```

#### Control Unit [6]

```
RD: begin next_state = S_rd1; Sel_PC = 1; Sel_Bus_1 = 1;
              Load Add R = 1; end // RD
   WR: begin next state = S_{wr1}; Sel_PC = 1; Sel_Bus_1 = 1;
              Load Add R = 1; end // WR
   BR: begin next state = S br1; Sel PC = 1; Sel Bus 1 = 1;
              Load Add R = 1; end // BR
   BRZ: if (zero == 1) begin next state = S br1; Sel PC = 1;
                            Sel Bus 1 = 1; Load Add R = 1; end
         else begin next_state = S_fet1; Inc PC = 1; end // BRZ
   default: next state = S halt;
  endcase // (opcode)
S_{ex1}: begin next_state = S_{fet1}; Load_Reg_Z = 1 Sel_ALU = 1;
        case (dest)
             R0: begin Sel R0 = 1; Load R0 = 1; end
             R1: begin Sel R1 = 1; Load R1 = 1; end
             R2: begin Sel R2 = 1; Load R2 = 1; end
             R3: begin Sel_R3 = 1; Load_R3 = 1; end
             default: err flag = 1;
         endcase
       end // S ex1
```

# Control Unit [7]

```
S rd1: begin next state = S rd2; Sel Mem = 1; Load Add R = 1;
              Inc PC = 1: end // S rd1
    S_wr1: begin next_state = S_wr2; Sel_Mem = 1; Load_Add_R = 1;
                     Inc PC = 1; end // S wr1
    S rd2: begin next state = S fet1; Sel Mem = 1;
             case (dest) R0: Load R0 = 1; R1: Load R1 = 1; R2: Load R2 = 1;
               R3: Load_R3 = 1; default : err_flag = 1; endcase end // S_rd2
    S_wr2: begin next_state = S_fet1; write = 1;
            case (src) R0:
                               Sel R0 = 1; R1: Sel R1 = 1; R2: Sel R2 = 1;
    R3: Sel_R3 = 1; default : err_flag = 1; endcase end // S_wr2
    S_br1: begin next_state = S_br2; Sel_Mem = 1; Load_Add_R = 1; end
    S br2: begin next state = S fet1; Sel Mem = 1; Load PC = 1; end
    S halt: next state = S halt;
    default: next state = S idle;
  endcase end //state case and always block
endmodule
```

# Memory Unit

```
module Memory_Unit (data_out, data_in, address, clk, write);
 parameter word_size = 8;
 parameter memory_size = 256;
 output [word_size-1: 0] data_out;
 input [word_size-1: 0] data_in;
 input [word_size-1: 0] address;
 input clk, write;
 reg [word_size-1: 0] memory [memory_size-1: 0];
 assign data out = memory[address];
 always @ (posedge clk)
  if (write) memory[address] = data_in;
endmodule
/* How would a more realistic memory differ? */
```

# Questions on RISC SPM

- \* Why not include memory as part of the processing unit?
- \* How could the design be simplified?

# Testing RISC SPM

- Clear the memory
- Load the memory with a simple program and data
- Execute simple program
  - Reads values from memory into registers
  - Perform subtraction to decrement a loop counter
  - Add register contents while executing the loop
  - Branch to a halt when the loop index is 0
- Probe memory locations and control signals to ensure correct execution

# Testing RISC SPM Verilog [1]

```
module test RISC SPM ();
 reg rst;
 wire clk;
 parameter word size = 8;
 reg [8: 0] k;
 Clock_Unit M1 (clk);
 RISC SPM M2 (clk, rst);
// define probes
 wire [word_size-1: 0] word0, word1, ..., word14;
                                                              // instructions
 wire [word_size-1: 0] word128, word129, ..., word140;
                                                              // data
 assign word0 = M2.M2_SRAM.memory[0];
                                                   // words 1 to 13
 assign word14 = M2.M2\_SRAM.memory[14];
 assign word128 = M2.M2\_SRAM.memory[128];
                                                   // words 129 to 139
 assign word140 = M2.M2 SRAM.memory[140];
```

# Testing RISC SPM Verilog [2]

```
initial #2800 $finish;
                              // set end point for simulation
initial begin: Flush_Memory
 \#2 \text{ rst} = 0; for (k=0; k<=255; k=k+1) M2.M2 SRAM.memory[k] = 0; \#10 \text{ rst} = 1; end //
     Flush Memory
initial begin: Load program #5
                               // opcode src dest
 M2.M2\_SRAM.memory[0] = 8'b0000\_00\_00;
                                                  // NOP
 M2.M2\_SRAM.memory[1] = 8'b0101\_00\_10;
                                                  // Read Mem[130] to R2
 M2.M2_SRAM.memory[2] = 130;
                                                             // R2 = 2
 M2.M2\_SRAM.memory[3] = 8'b0101\_00\_11;
                                                  // Read Mem[131] to R3
                                                             // R3 = 0
 M2.M2 SRAM.memory[4] = 131;
 M2.M2 SRAM.memory[5] = 8'b0101 00 01;
                                                  // Read Mem[128] to R1
 M2.M2\_SRAM.memory[6] = 128;
                                                             // R1 = 6
                                                  // Read Mem[129] to R0
 M2.M2 SRAM.memory[7] = 8'b0101 00 00;
 M2.M2_SRAM.memory[8] = 129;
                                                             // R0 = 1
```

# Testing RISC SPM Verilog [3]

```
M2.M2\_SRAM.memory[9] = 8'b0010\_00\_01; // Sub R1-R0 to R1
M2.M2\_SRAM.memory[10] = 8'b1000\_00\_00; // BRZ
M2.M2\_SRAM.memory[11] = 134;
                                               // Holds address for BRZ (139)
M2.M2\_SRAM.memory[12] = 8'b0001\_10\_11; // Add R2+R3 to R3
M2.M2\_SRAM.memory[13] = 8'b0111\_00\_11; // BR
M2.M2\_SRAM.memory[14] = 140;
                                               // Holds address for BR (9)
// Load data
M2.M2\_SRAM.memory[128] = 6; M2.M2\_SRAM.memory[129] = 1;
M2.M2\_SRAM.memory[130] = 2; M2.M2\_SRAM.memory[131] = 0;
M2.M2\_SRAM.memory[134] = 139; M2.M2\_SRAM.memory[135] = 0;
M2.M2\_SRAM.memory[139] = 8'b1111\_00\_00;
                                                   // HALT
M2.M2\_SRAM.memory[140] = 9;
                                                   // Repeat Loop
end
endmodule
```